Author ORCID Identifier
0000-0003-3621-0168
Document Type
Animation
Loading...
Media is loading
Publication Date
6-26-2023
Description
Figure 7.5: 8-bit linear shift right register constructed using D flip-flops. When CLK changes from 0 to 1, the outputs change from 10110110 to 01011011.
Recommended Citation
Carpinelli, John D., "Figure 7.5: 8-bit linear shift right register constructed using D flip-flops." (2023). An Animated Introduction to Digital Logic Design - Animations. 89.
https://digitalcommons.njit.edu/dld-animations/89
Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-Share Alike 4.0 International License.
COinS
