Figure 4.14: 8 to 1 multiplexer: (a) Truth table; (b) Generic representation with values shown.

Author ORCID Identifier

0000-0003-3621-0168

Authors

John D. Carpinelli, New Jersey Institute of TechnologyFollow

Document Type

Animation

Publication Date

6-24-2023

Description

Figure 4.14: 8 to 1 multiplexer: (a) Truth table; (b) Generic representation with values shown. The animation shows all possible values of the enable and select signals and the output generated by each set of input values.

Recommended Citation

Carpinelli, John D., "Figure 4.14: 8 to 1 multiplexer: (a) Truth table; (b) Generic representation with values shown." (2023). An Animated Introduction to Digital Logic Design - Animations. 56.
https://digitalcommons.njit.edu/dld-animations/56

Creative Commons License

This work is licensed under a Creative Commons Attribution-NonCommercial-Share Alike 4.0 International License.