Author ORCID Identifier
0000-0003-3621-0168
Document Type
Animation
Loading...
Publication Date
6-24-2023
Description
Figure 3.5: NAND gates: (a) 2-input NAND gate; (b) Truth table; (c) 3- and 4-input NAND gates. The animation shows all possible values of inputs to the 2-input NAND gate and the output each set of input values generates.
Recommended Citation
Carpinelli, John D., "Figure 3.5: NAND gates: (a) 2-input NAND gate; (b) Truth table; (c) 3- and 4-input NAND gates." (2023). An Animated Introduction to Digital Logic Design - Animations. 37.
https://digitalcommons.njit.edu/dld-animations/37
Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-Share Alike 4.0 International License.