Power flow analysis on an FPGA-based vector computer

Document Type

Conference Proceeding

Publication Date

12-1-2005

Abstract

The solution to a set of linear equations given in the form Ax = b, where A is an n×n sparse matrix and b is an n-element vector, can be obtained with the W-matrix method for power flow studies. The characteristics of this method are explored here for sparse linear systems present in such studies and an enhanced vector processor is proposed to support them directly in hardware. The effects of customized instructions, instruction chaining, and matrix density are evaluated. The impact of multiple pipelined functional units, multiple data buses, and vector register size is analyzed as well. Our implementation of the vector processor on an FPGA (Field-Programmable Gate Array) is discussed and benchmark results are presented.

Identifier

30644479063 (Scopus)

Publication Title

Series on Energy and Power Systems

ISSN

14827891

First Page

96

Last Page

99

This document is currently not available here.

Share

COinS