A framework for dynamic resource assignment and scheduling on reconfigurable mixed-mode on-chip multiprocessors

Document Type

Conference Proceeding

Publication Date

12-1-2005

Abstract

Encouraged by continuous advances in FPGA technologies, we explore high-performance Multi-Processor-on-a-Programmable-Chip (MPoPC) reconfigurable architectures. This paper proposes a methodology for assigning resources at run time and scheduling large-scale floating-point, data-parallel applications on our mixed-mode HERA MPoPC. HERA stands for HEterogeneous Reconfigurable Architecture. An application is represented by a novel mixed-mode task flow graph which is scheduled to run under a variety of independent or cooperating parallel computing modes: SIMD (Single-Instruction, Multiple-Data), Multiple-SIMD and MIMD (Multiple-Instruction, Multiple-Data). The reconfigurable logic is customized at static time and reconfigured at run time to match application characteristics. An in-house developed parallel power flow analysis code by Newton 's method is employed to verify the methodology and evaluate the performance. This application is of utmost importance to any power grid. © 2005 IEEE.

Identifier

33745687448 (Scopus)

ISBN

[0780394070, 9780780394070]

Publication Title

Proceedings 2005 IEEE International Conference on Field Programmable Technology

External Full Text Location

https://doi.org/10.1109/FPT.2005.1568524

First Page

51

Last Page

58

Volume

2005

Grant

DE-FG02-03CH11171

Fund Ref

U.S. Department of Energy

This document is currently not available here.

Share

COinS