Novel pipelined architecture for efficient evaluation of the square root using a modified non-restoring algorithm

Document Type

Article

Publication Date

5-1-2012

Abstract

The square root is a basic arithmetic operation in image and signal processing. We present a novel pipelined architecture to implement N-bit fixed-point square root operation on an FPGA using a non-restoring pipelined algorithm that does not require floating-point hardware. Pipelining hazards in its hardware realization are avoided by modifying the classic non-restoring algorithm, thus resulting in a 13% improved latency. Furthermore, the proposed architecture is flexible allowing modification as per individual application needs. It is demonstrated that the proposed architecture is approximately four times faster than its popular counterparts and at the same time it consumes 50% less energy for envelope detection at 268 MHz sampling rate. © Springer Science+Business Media, LLC 2010.

Identifier

84859801437 (Scopus)

Publication Title

Journal of Signal Processing Systems

External Full Text Location

https://doi.org/10.1007/s11265-010-0530-5

e-ISSN

19398115

ISSN

19398018

First Page

157

Last Page

166

Issue

2

Volume

67

This document is currently not available here.

Share

COinS