Impact of constant voltage stress on high-κ gate dielectric for RF IC performance

Document Type

Conference Proceeding

Publication Date

1-1-2011

Abstract

Challenges in modem CMOS RF IC design include optimizing gain, noise and linearity. These parameters are highly dependent on transconductance (g m) and threshold voltage (Vt). Introduction of high-κ dielectrics with metal gates in advanced CMOS gate stacks requires that the impact of any variation of gm and Vt due to stress on RFIC performance needs to be investigated thoroughly. This paper investigates the effect of positive constant voltage stress (CVS) on device parameter degradation which may have a potential impact on analog and mixed-signal CMOS circuitry. Significant decrease in gm and increase in Vt was observed under CVS due to electron trapping. ©The Electrochemical Society.

Identifier

84857307848 (Scopus)

ISBN

[9781566779036, 9781607682578]

Publication Title

Ecs Transactions

External Full Text Location

https://doi.org/10.1149/1.3633056

e-ISSN

19386737

ISSN

19385862

First Page

415

Last Page

419

Issue

3

Volume

41

This document is currently not available here.

Share

COinS