Summer 1973

Correlation of drain breakdown with excess noise and other surface-related phenomena in enhancement MOSFETS

Jerry J. Rij
New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/theses

Part of the Electrical and Electronics Commons

Recommended Citation
https://digitalcommons.njit.edu/theses/1507

This Thesis is brought to you for free and open access by the Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Theses by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.
Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be “used for any purpose other than private study, scholarship, or research.” If a user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of “fair use” that user may be liable for copyright infringement.

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select “Pages from: first page # to: last page #” on the print dialog screen
The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.
CORRELATION OF DRAIN BREAKDOWN WITH EXCESS NOISE AND OTHER SURFACE-RELATED PHENOMENA IN ENHANCEMENT MOSFETS

BY

JERRY J. RIJ

A THESIS
PRESENTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF MASTER OF SCIENCE IN ELECTRICAL ENGINEERING AT NEWARK COLLEGE OF ENGINEERING

THIS THESIS IS TO BE USED ONLY WITH DUE REGARD TO THE RIGHTS OF THE AUTHOR. BIBLIOGRAPHICAL REFERENCES MAY BE NOTED, BUT PASSAGES MUST NOT BE COPIED WITHOUT PERMISSION OF THE COLLEGE AND WITHOUT CREDIT BEING GIVEN IN SUBSEQUENT WRITTEN OR PUBLISHED WORK.

NEWARK, NEW JERSEY 1973
APPROVAL OF THESIS

CORRELATION OF DRAIN BREAKDOWN WITH EXCESS NOISE
AND OTHER SURFACE-RELATED PHENOMENA
IN ENHANCEMENT MOSFETS

BY

JERRY J. RIJ

FOR

DEPARTMENT OF ELECTRICAL ENGINEERING
NEWARK COLLEGE OF ENGINEERING

BY

FACULTY COMMITTEE

APPROVED:

NEWARK, NEW JERSEY
SEPTEMBER, 1973
ABSTRACT

An investigation of semiconductor surface-related phenomena has been undertaken to correlate 1/F noise with drain breakdown in p-channel enhancement MOSFET's. Increases in the intensity of drain current fluctuations at 10 Hz and at 1 KHz, particularly at the higher frequency, was observed following accelerated life-testing for threshold voltage drift. It was concluded that mobile ions near the oxide-semiconductor interface produce a sharp increase in fast surface states and that these states may be regarded as fast trapping centers. It was also found that the 1/F noise intensity consistently peaked at the threshold of drain breakdown and that it steadily decreased with further increases in drain current. Of all the transistors tested, those with relatively low noise intensity were found to exhibit sharper breakdown characteristics and higher breakdown voltages while those transistors with high noise showed soft breakdown characteristics. It was therefore concluded that low noise MOS transistors are superior to those with relatively high noise and that the 1/F noise - drain current characteristics may be used in nondestructive testing to determine the approximate drain breakdown voltage.
ACKNOWLEDGEMENTS

The author wishes to express his sincere appreciation and gratitude to the following:

Dr. Raj P. Misra whose background in the field of reliability research provided helpful insight and valuable criticism as the author's advisor throughout this endeavor,

Dr. Roy Cornely whose experience and wealth of technical information added immeasurably to the author's knowledge of semiconductor physics,

Dr. Robert McMillan whose experience and assistance was appreciated while taking the pictures contained herein,

and finally,

Newark College of Engineering for providing financial assistance in the form of a fellowship during the 1972-73 academic year.
## TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>CHAPTER</th>
<th>INTRODUCTION AND THEORY OF MOSFET OPERATION</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INTRODUCTION TO BASIC MOS DEVICES</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>THEORY OF MOSFET OPERATION</td>
<td>2</td>
</tr>
<tr>
<td>1.3</td>
<td>PREVIOUS INVESTIGATIONS OF THE SATURATION PHENOMENON</td>
<td>11</td>
</tr>
<tr>
<td>REFERENCES</td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>2</td>
<td>FABRICATION AND PROPERTIES OF THE SI-SI\textsubscript{O\textsubscript{2}} INTERFACE</td>
<td>16</td>
</tr>
<tr>
<td>2.1</td>
<td>INTRODUCTION</td>
<td>16</td>
</tr>
<tr>
<td>2.2</td>
<td>BACKGROUND INFORMATION</td>
<td>16</td>
</tr>
<tr>
<td>2.3</td>
<td>PREVIOUS EXPERIMENTAL INVESTIGATIONS</td>
<td>25</td>
</tr>
<tr>
<td>2.4</td>
<td>INVESTIGATION OF THRESHOLD VOLTAGE DRIFT</td>
<td>26</td>
</tr>
<tr>
<td>REFERENCES</td>
<td></td>
<td>30</td>
</tr>
<tr>
<td>3</td>
<td>THE SURFACE-STATE RELATED NOISE PHENOMENA IN MOS TRANSISTORS</td>
<td>32</td>
</tr>
<tr>
<td>3.1</td>
<td>INTRODUCTION</td>
<td>32</td>
</tr>
<tr>
<td>3.2</td>
<td>BASIC NOISE THEORY</td>
<td>33</td>
</tr>
<tr>
<td>3.3</td>
<td>PREVIOUS STUDIES OF THE EXCESS NOISE SPECTRAL INTENSITY</td>
<td>36</td>
</tr>
<tr>
<td>3.4</td>
<td>ELECTRICAL NOISE AND COMPONENT RELIABILITY</td>
<td>39</td>
</tr>
<tr>
<td>3.5</td>
<td>NOISE MEASUREMENTS UNDERTAKEN</td>
<td>41</td>
</tr>
<tr>
<td>3.6</td>
<td>EXPERIMENTAL RESULTS AND DISCUSSION</td>
<td>45</td>
</tr>
<tr>
<td>REFERENCES</td>
<td></td>
<td>54</td>
</tr>
<tr>
<td>CHAPTER</td>
<td>PAGE</td>
<td></td>
</tr>
<tr>
<td>---------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>56</td>
<td></td>
</tr>
<tr>
<td>4.1</td>
<td>56</td>
<td></td>
</tr>
<tr>
<td>4.2</td>
<td>56</td>
<td></td>
</tr>
<tr>
<td>4.3</td>
<td>57</td>
<td></td>
</tr>
<tr>
<td>4.4</td>
<td>61</td>
<td></td>
</tr>
<tr>
<td>4.5</td>
<td>71</td>
<td></td>
</tr>
<tr>
<td>REFERENCES</td>
<td>76</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>77</td>
<td></td>
</tr>
</tbody>
</table>

| APPENDIX A | THE INFLUENCE OF DEVICE PARAMETERS ON THE MOS SATURATION DRAIN CONDUCTANCE | 81 |
| REFERENCES | 86 |

| REFERENCES | 95 |

| APPENDIX C | THRESHOLD VOLTAGE DRIFT IN P-CHANNEL ENHANCEMENT MOSFETS | 97 |

| APPENDIX D | EXCESS NOISE-DRAIN CURRENT MEASUREMENTS AT CONSTANT GATE VOLTAGE | 100 |

| APPENDIX E | DRAIN LEAKAGE CURRENT MEASUREMENTS | 107 |

| APPENDIX F | EQUIPMENT USED IN THIS RESEARCH | 112 |

<p>| BIBLIOGRAPHY | 113 |</p>
<table>
<thead>
<tr>
<th>FIGURE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Geometrical construction of a P-channel enhancement MOSFET biased for channel conduction</td>
<td>3</td>
</tr>
<tr>
<td>1-2</td>
<td>Energy band-bending near the semiconductor surface under three conditions of gate bias for a P-channel enhancement MOSFET</td>
<td>4</td>
</tr>
<tr>
<td>1-3</td>
<td>Effects of increasing VDS on the inversion region of a P-channel enhancement MOSFET</td>
<td>7</td>
</tr>
<tr>
<td>1-4</td>
<td>Photograph showing the current-voltage characteristics of a typical P-channel enhancement MOSFET</td>
<td>10</td>
</tr>
<tr>
<td>1-5</td>
<td>Scale drawing of a P-channel enhancement MOSFET</td>
<td>14</td>
</tr>
<tr>
<td>2-1</td>
<td>Model of the Si-SiO2 interface in a P-channel enhancement MOSFET showing the results of ionic drift in the oxide under the influence of an electric field.</td>
<td>23</td>
</tr>
<tr>
<td>3-1</td>
<td>Connection block diagram of the QuanTech Model 327 Diode Noise Analyzer modified for measuring noise voltages of P-channel enhancement MOS transistors</td>
<td>42</td>
</tr>
<tr>
<td>3-2</td>
<td>Comparison of mean excess noise voltage for three types of P-channel enhancement MOSFET's</td>
<td>46</td>
</tr>
<tr>
<td>3-3</td>
<td>Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD07P MOSFET's</td>
<td>48</td>
</tr>
<tr>
<td>3-4</td>
<td>Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD08P MOSFET's</td>
<td>49</td>
</tr>
<tr>
<td>3-5</td>
<td>Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD08K MOSFET's</td>
<td>50</td>
</tr>
</tbody>
</table>
FIGURE

<table>
<thead>
<tr>
<th>FIGURE</th>
<th>TITLE</th>
<th>PAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-1</td>
<td>DRAIN-PORTION OF AN N-CHANNEL ENHANCEMENT MOSFET SHOWING THE MECHANISM OF DRAIN-DIODE BREAKDOWN IN THE &quot;CORNER&quot; REGION</td>
<td>60</td>
</tr>
<tr>
<td>4-2</td>
<td>DRAIN BREAKDOWN CHARACTERISTICS OF FIVE HIGH- AND FIVE LOW-NOISE TYPE DD07P MOSFET'S</td>
<td>63</td>
</tr>
<tr>
<td>4-3</td>
<td>NOISE VOLTAGE-DRAIN CURRENT CHARACTERISTICS FOR THREE LOW NOISE TYPE DD07P MOSFET'S</td>
<td>66</td>
</tr>
<tr>
<td>4-4</td>
<td>NOISE VOLTAGE-DRAIN CURRENT CHARACTERISTICS FOR THREE HIGH NOISE TYPE DD07P MOSFET'S</td>
<td>67</td>
</tr>
<tr>
<td>4-5</td>
<td>NOISE VOLTAGE-DRAIN CURRENT CHARACTERISTICS AT SEVERAL GATE VOLTAGES FOR A SINGLE HIGH NOISE TYPE DD07P MOSFET</td>
<td>69</td>
</tr>
<tr>
<td>4-6</td>
<td>PHOTOGRAPH SHOWING THE CURRENT-VOLTAGE DRAIN BREAKDOWN CHARACTERISTICS OF A RELATIVELY LOW NOISE P-CHANNEL ENHANCEMENT MOSFET</td>
<td>72</td>
</tr>
<tr>
<td>4-7</td>
<td>PHOTOGRAPH SHOWING THE CURRENT-VOLTAGE DRAIN BREAKDOWN CHARACTERISTICS OF A RELATIVELY HIGH NOISE P-CHANNEL ENHANCEMENT MOSFET</td>
<td>73</td>
</tr>
<tr>
<td>C-1</td>
<td>CONNECTION DIAGRAM FOR BIASING P-CHANNEL MOS TRANSISTORS FOR NEGATIVE THRESHOLD VOLTAGE DRIFT</td>
<td>97</td>
</tr>
<tr>
<td>D-1</td>
<td>CURRENT-VOLTAGE CHARACTERISTICS FOR A RELATIVELY LOW NOISE DD07P MOSFET</td>
<td>105</td>
</tr>
<tr>
<td>D-2</td>
<td>CURRENT-VOLTAGE CHARACTERISTICS FOR A RELATIVELY HIGH NOISE DD07P MOSFET</td>
<td>106</td>
</tr>
<tr>
<td>E-1</td>
<td>SIMPLIFIED SCHEMATIC OF A GENERAL RADIO TYPE 1230-A DC AMPLIFIER AND ELECTROMETER AND EXTERNAL DC SUPPLY USED FOR MEASURING IDSS OF A P-CHANNEL ENHANCEMENT MOSFET</td>
<td>108</td>
</tr>
<tr>
<td>F-1</td>
<td>PHOTOGRAPH SHOWING THE PRINCIPAL INSTRUMENTS USED IN THIS RESEARCH</td>
<td>112</td>
</tr>
</tbody>
</table>
LIST OF SYMBOLS

A  AREA OF GATE METALIZATION IN CM$^2$
Å  ANGSTROM UNIT, 10$^{-10}$METERS, 10$^{-8}$CM
B  BANDWIDTH IN CYCLES PER SECOND, HERTZ, Hz
c  CAPTURE RATE PROBABILITY
cs  CAPTURE RATE PROBABILITY AT THE Si-SiO$_2$ INTERFACE
CB  IMPURITY CONCENTRATION IN THE SUBSTRATE PER CM$^3$
CO  CAPACITANCE OF THE OXIDE LAYER IN FARADS/CM$^2$
CS  CAPACITANCE OF THE SEMICONDUCTOR SPACE-CHARGE REGION IN FARADS/CM$^2$
E  SURFACE-STATE ENERGY IN ELECTRON VOLTS, EV
EB  BARRIER POTENTIAL TO BE EXCEEDED IN THE TUNNELING MECHANISM OF HOLES
EC  CONDUCTION-BAND ENERGY LEVEL
EF  FERMI ENERGY LEVEL
EV  VALENCE-BAND ENERGY LEVEL
ξT  TRANSVERSE ELECTRIC FIELD IN THE CHANNEL DEPLETION REGION BETWEEN THE EXPOP (EXTRAPOLATED PINCH-OFF POINT) AND THE DRAIN-TO-SUBSTRATE JUNCTION
F,f  FREQUENCY IN CYCLES PER SECOND
fr  QUASI-FERMI FUNCTION OF SURFACE STATES
fTP  1 - fr
G  THE RATE THAT SURFACE STATES OF ENERGY E LOCATED AT A DISTANCE X INTO THE OXIDE LAYER GAIN HOLES
Gm  TRANSCONDUCTANCE IN OHMS$^{-1}$, MHOS
gsat  SMALL-SIGNAL SATURATION DRAIN CONDUCTANCE IN OHMS$^{-1}$
\hbar  PLANCK'S CONSTANT, 4.136x10$^{-15}$EV•SECOND
\( \overline{I^2} \)  Mean squared noise current with drain shorted in mA²/cycle

\( I_D \)  Drain current

\( I_{DSAT} \)  Saturation drain current

\( I_{DSAT}^* \)  Saturation drain current when \( V_D = V_{DSAT} \)

\( I_{DSS} \)  Drain leakage current when the gate is returned to the source, the source and substrate are common, and the drain-to-source voltage is 10 volts

\( J \)  Current density

\( k \)  Boltzmann's constant, \( 8.617 \times 10^{-5} \text{eV} \cdot \text{°K}^{-1} \)

\( K \)  Material constant

\( K_{O} \)  Relative permittivity of SiO₂, \( 3.54 \times 10^{-13} \text{Farad/cm} \)

\( K_S \)  Relative permittivity of silicon

\( k_T \)  Energy level, \( 0.0258 \text{eV at } T = 300\text{°K} \)

\( \ell \)  Length of diffusion of surface states from the Si-SiO₂ interface

\( L \)  Effective channel length (in the direction of current flow)

\( \Delta L \)  Length by which the conducting channel is shortened when \( V_{DS} \) exceeds \( V_{DSAT} \)

\( m^* \)  Effective mass of a hole, \( 9.108 \times 10^{-31} \text{kg} \)

\( N_A \)  Acceptor doping density per cm³

\( N_D \)  Donor doping density per cm³

\( N_T(E) \)  Surface-state density of free holes and electrons in cm⁻³·eV⁻¹

\( n_{sf} \)  Free electron concentration at the surface when the Fermi level is at the surface-state level

\( n_{sc} \)  Steady-state value of \( n_{sf} \)

\( n_{c}(E) \)  Empty surface states at energy \( E \) located at a distance \( x \) from the Si-SiO₂ interface

\( P^+ \)  Heavy p-type diffusion \( (10^{18} \text{ to } 10^{20} \text{cm}^{-3}) \)
$\phi_s$ Hole density in the inverted channel in cm$^{-3}$·eV$^{-1}$

$\phi_{Si}$ Free hole concentration at the surface when the Fermi level is at the surface-state level

$\phi_0$ Steady-state value of $\phi_{Si}$

$Q_{SS}$ Surface-state charge in coulombs

$\gamma$ Magnitude of electronic charge, 1.602x10$^{-19}$ coul

$R$ Resistance in ohms

$\gamma$ Rate that surface states of energy $E$ located at a distance $x$ into the oxide layer lose holes

$S_{i(\omega)}$ Short-circuit drain current noise spectral intensity (drain current fluctuations in MOSFET's)

$S_{\phi T(\omega)}$ Spectral intensity of the trapped hole density fluctuation

$T$ Temperature in degrees Kelvin, °K

$V$ Volume

$V_D$ Drain voltage

$V_{DS}$ Drain-to-source voltage

$V_{DSat}$ Drain voltage which causes channel pinch-off

$V_{FB}$ Flat-band voltage necessary to counter balance the work function difference between the metal-oxide barrier energy and the silicon-oxide barrier in an MOS transistor

$V_G$ Gate voltage

$V_{G'}$ Effective gate voltage

$V_{GS}$ Gate-to-source voltage

$V_{GSub}$ Gate-to-substrate voltage

$V_T$ Threshold voltage

$x$ Distance from the Si-SiO$_2$ interface

$x_0$ Thickness of the oxide layer

$Z$ Parabolic rate constant for growth of SiO$_2$
$\alpha$ CAPTURE RATE TIME CONSTANT

$\beta$ GAIN TERM

$\gamma, \theta, \lambda$ EXPONENTS OF $R, f, J, v$ IN BELL'S GENERAL EQUATION FOR FREQUENCY-DEPENDENT NOISE

$\delta$ INFINITESIMALY SMALL INCREMENT

$\varepsilon_0$ PERMITTIVITY OF FREE SPACE, $8.86 \times 10^{-14}$ FARAD/CM

$\zeta, \xi$ FIELD FRINGING FACTORS EXPERIMENTALLY FOUND TO BE 0.2 AND 0.6, RESPECTIVELY

$\nu_e$ MOBILITY OF ELECTRONS IN CM$^2$/VOLT-SECOND

$\nu_p$ MOBILITY OF HOLES IN CM$^2$/VOLT-SECOND

$\pi$ PI, 3.1415926

$\rho$ RESISTIVITY

$s$ SHAPE FACTOR, EQ. CROSS-SECTION/UNIT LENGTH

$\tau$ TIME CONSTANT FOR SURFACE-STATE CHARGE DENSITY FLUCTUATION

$\tau_0$ TIME CONSTANT FOR SURFACE STATES LOCATED RIGHT AT THE Si-SiO$_2$ INTERFACE

$\varphi$ ELECTROSTATIC POTENTIAL WITH REFERENCE TO THE BULK SEMICONDUCTOR MATERIAL

$\varphi_F$ ELECTROSTATIC POTENTIAL AT THE FERMI LEVEL; THE AMOUNT BY WHICH THE FERMI LEVEL IS DISPLACED FROM THE INTRINSIC LEVEL OR THE CENTER OF THE GAP (AS MEASURED IN THE BULK)

$\varphi_S$ ELECTROSTATIC POTENTIAL AT THE SURFACE; THE AMOUNT BY WHICH THE INTRINSIC FERMI LEVEL, AT THE SURFACE, HAS BEEN CHANGED WITH RESPECT TO THE FERMI LEVEL

$\chi$ GENERAL CONSTANT IN THE SIMPLIFICATION OF BELL'S EQUATION FOR 1/F NOISE

$\omega$ ANGULAR FREQUENCY IN RADIANS PER SECOND

XII
CHAPTER 1

INTRODUCTION AND THEORY OF MOSFET OPERATION

1.1 INTRODUCTION TO BASIC MOS DEVICES

The basic metal-oxide-semiconductor field-effect transistor (MOSFET) is composed of two heavily-doped regions, the source and drain, diffused into a semiconductor substrate and separated by a channel. An insulated metal gate above the channel modulates majority carrier conduction from the source to the drain by field effects.

Two types of devices are commercially available: the p-channel MOSFET (in which holes are the majority carriers) and the n-channel MOSFET (in which the majority carriers are electrons). In addition, there are two common modes of operation: the enhancement-mode (in which the device is normally off and channel conduction is enhanced by the appropriate gate voltage) and the depletion-mode (in which the channel normally conducts and a gate voltage depletes it of majority carriers). Until recently, it was customary to produce primarily either p-channel enhancement- or n-channel depletion-mode MOS transistors. However, complementary MOS integrated circuits consisting of pairs of both p- and n-channel transistors on a single chip are replacing a large portion of the bipolar devices in use today.
1.2 Theory of MOSFET Operation

Modulation of Channel Conduction. Figure 1-1 shows the geometric construction of a P-channel enhancement-mode MOS transistor properly biased for channel conduction. Such devices require a sufficiently negative gate voltage before the channel becomes inverted. This then forms a P-type conducting path between the source and the drain, the conductivity of which is enhanced with increasingly negative gate bias. N-channel enhancement MOSFETs have N+ source and drain regions and require a drain and gate bias of opposite polarity to those of P-channel MOS transistors in order to operate. Depletion-mode devices have a built-in conducting channel beneath the oxide of the same type of material used for their respective drain and source regions.

Figure 1-2A is a lateral view taken in the channel between the source and drain of a P-channel enhancement MOSFET. VGS is the gate bias applied between the gate and source terminals. With the source and substrate at an electrical ground, there are three gate bias conditions of interest.

Figure 1-2B illustrates the semiconductor energy bands and characteristic "band bending" when the applied VGS is greater than zero. An abrupt difference is assumed between the oxide (SiO2) and the semiconductor substrate. The energy
Figure 1-1. Geometrical construction of a P-channel enhancement MOSFET biased for channel conduction. Such devices have isolated P+ source and drain diffusions within an N-type semiconductor substrate. An oxide layer, usually SiO₂, insulates the gate from the substrate and passivates the surface of the drain and source P-N junctions. Terminals are provided for the drain, gate, and source and, in some cases, a separate terminal from the substrate bulk may also be externally available. Otherwise, the substrate is connected internally to the source and the device is then usually intended to be operated with only one of the P+ regions as the drain.
FIGURE 1-2. ENERGY BAND-BENDING NEAR THE SEMICONDUCTOR SURFACE UNDER THREE CONDITIONS OF GATE BIAS FOR A P-CHANNEL ENHANCEMENT MOSFET. (B) POSITIVE $V_{GS}$ RESULTS IN AN ELECTRON ACCUMULATION BENEATH THE OXIDE; (C) SMALL $|V_{GS}|$ RESULTS IN DEPLETION REGION; AND (D) LARGER $|V_{GS}|$ CAUSES SURFACE INVERSION AND AN ACCUMULATION OF HOLES.
BANDS ARE IDENTIFIED AS FOLLOWS:

$E_C$  \text{Electron energy at the edge of the conduction band}

$E_F$  \text{Electron energy at the Fermi level, defined as the energy level at which "the probability of occupation of an energy state by an electron is exactly one-half."}$^2$

$E_I$  \text{Electron energy at the intrinsic Fermi level, the Fermi level in an intrinsic semiconductor}

$E_V$  \text{Electron energy at the edge of the valence band.}

A positive gate bias lowers the energy level associated with the surface states down near the Fermi level in the semiconductor material. The probability of the states being occupied by an electron is greatly increased and an electron accumulation results beneath the oxide.

Figure 1-2c shows the effect of applying a small negative gate bias. As the states are elevated, their probability of occupation by electrons is decreased. The channel near the oxide becomes depleted of electrons. This results in a depletion region which consists of mostly bound ions of impurity atoms.

When the gate bias is sufficiently negative, the probability of occupation approaches zero. Enough electrons are then displaced from the semiconductor surface (hereafter referred to simply as the surface) that they become the minority carriers, while holes become dominant. Figure 1-2d
SHOWS A NET ACCUMULATION OF HOLES IN THE SUBSTRATE DIRECTLY
BENEATH THE OXIDE. WHEREAS THE CHANNEL WAS HITHERTO COM-
POSED OF N-DOPED SILICON, THE SURFACE IS NOW WITHIN AN
INVERSION REGION, THEREBY ALLOWING A HOLE CURRENT TO FLOW
FROM THE SOURCE TO THE DRAIN WHEN THE DRAIN IS BIASED AT A
POTENTIAL NEGATIVE WITH RESPECT TO THE SOURCE.

THE NEGATIVE GATE VOLTAGE WHICH PERMITS A CURRENT OF
TEN MICROAMPERES TO FLOW WITH AN APPLIED \(-V_{DS}\) EQUAL TO \(-V_{GS}\)
IS DEFINED TO BE THE THRESHOLD VOLTAGE, \(V_T\). IT IS SO-NAMED
BECAUSE IT IS AT THIS POTENTIAL THAT THE SURFACE IS AT THE
THRESHOLD OF INVERSION.

IT IS EVIDENT THAT THE DEPTH, AND SO THE CONDUCTANCE,
OF THE CONDUCTING CHANNEL MAY BE EASILY MODULATED BY VARI-
ATIONS IN THE APPLIED GATE VOLTAGE. THE MOS TRANSISTOR
ACQUIRES ITS PROPERTY OF AMPLIFICATION FROM THE FACT THAT
A RELATIVELY SMALL VARIATION IN \(V_{GS}\) INDUCES A LARGE VARIA-
TION IN DRAIN CURRENT.

OPERATION BEYOND CHANNEL PINCH-OFF. 
FIGURE 1-3A
SHOWS A CROSS-SECTION OF A P-CHANNEL ENHANCEMENT-MODE
TRANSISTOR WITH GATE VOLTAGE LARGE ENOUGH TO ESTABLISH A
CONDUCTING CHANNEL BETWEEN THE SOURCE AND DRAIN. IN THE
COMMON-SOURCE CONFIGURATION IT IS CUSTOMARY TO GROUND THE
SOURCE AND SUBSTRATE BULK AND APPLY A NEGATIVE VOLTAGE TO
THE DRAIN. A SMALL \(|-V_{DS}|\) RESULTS IN THE BIAS CONDITION
FORMERLY ILLUSTRATED IN FIGURES 1-1 AND 1-2D ABOVE.
Figure 1-3. Effects of increasing \(|-V_{DS}|\) on the inversion region of a p-channel enhancement MOSFET. (a) Condition with small \(|-V_{DS}|\); (b) pinch-off condition; and (c) condition beyond channel pinch-off.
Since both the drain and source regions are of $p^+$
type silicon ($N_A$ between $10^{18}$ and $10^{20} \text{cm}^{-3}$) in an $n$-doped
semiconductor substrate ($N_D \approx 10^{15} \text{cm}^{-3}$), there is a natural
recombination process as electrons fill holes near the
$p-n$ junctions. With the drain and source heavily doped,
recombination extends much further into the substrate
than into either the source or the drain. This results in
a space-charge depletion region around the source and drain
junctions. Furthermore, since the substrate is electrically
connected to the source, any applied $-V_{DS}$ reverse biases
the drain-to-substrate $p-n$ junction, thereby further in-
creasing the width of that particular depletion region.\(^3\)

If $|V_{DS}|$ is small compared to $|V_{GS}|$, there is a linear
drop in potential along the channel as hole current proceeds
from the source to the drain. In this condition, the drain
current $-I_D$ (negative to indicate that the majority carriers
are holes) is linearly proportional to $|V_{DS}|$ and the tran-
sistor is said to be operating in the linear portion of its
$I-V$ (current-voltage) characteristics.

It is evident that as $|V_{DS}|$ is increased, the difference
in potential between the gate and drain terminals is lessened.
Since the inversion region is dependent upon the electric
field across the oxide, which is a function of the potential
difference across each differential element of the oxide
along the channel, the width of the inversion region is
DIRECTLY PROPORTIONAL TO THE ELECTRIC FIELD INTENSITY IN THAT PORTION OF THE OXIDE DIRECTLY ABOVE IT. CONSEQUENTLY, AS $|V_{DS}|$ INCREASES, THE FIELD IN THE OXIDE AT THE DRAIN-END OF THE CHANNEL DECREASES. EVENTUALLY, IF $|V_{DS}|$ IS MADE HIGH ENOUGH, THE FIELD INTENSITY IS UNABLE TO SUPPORT CHANNEL INVERSION NEAR THE DRAIN-TO-SUBSTRATE JUNCTION. FIGURE 1-3B ILLUSTRATES THIS EFFECT AT THE ONSET OF CHANNEL PINCH-OFF, A CONDITION MARKED BY ESSENTIALLY ZERO CHANNEL DEPTH AT THE DRAIN-END.*

FIGURE 1-3C SHOWS THE EFFECT OF FURTHER INCREASING $|V_{DS}|$. THE LENGTH OF THE INVERTED CHANNEL DECREASES BY AN AMOUNT $\Delta L$ AND THE EXPOP (EXTRAPOLATED PINCH-OFF POINT AT THE TIP OF THE INVERSION REGION) RECEDES TOWARD THE SOURCE. IF THE RESISTIVITY OF THE INVERTED REGION IS AVERAGED OVER ITS ENTIRE LENGTH, ANY SHORTENING YIELDS A DECREASE IN CHANNEL RESISTANCE AND A CORRESPONDING INCREASE IN DRAIN CURRENT.

IF IT IS ASSUMED THAT A DIFFERENTIAL INCREASE IN DRAIN VOLTAGE BEYOND THAT REQUIRED FOR SATURATION IS ACCOMPANIED BY A DIFFERENTIAL INCREASE IN DRAIN CURRENT DUE ENTIRELY TO A DIFFERENTIAL REDUCTION IN CHANNEL LENGTH, THEN THE INSTAN-

*Actually, the channel depth must be some finite dimension in order for drain current to flow. "Zero channel depth" is an approximation used for the convenience of defining the channel pinch-off condition. Refer to sources 1969-2 and 1965-6 in the bibliography for a more detailed explanation of the saturation phenomena.
Figure 1-4. Photograph showing the current-voltage characteristics of a typical P-channel enhancement MOSFET. The curves were taken from a Tetronix Type 527 Transistor Curve Tracer with a slight modification which allowed for variations in applied gate voltage.
TANEOUS SLOPE OF THE I-V CHARACTERISTICS IN THE SATURATION REGION YIELDS THE SMALL-SIGNAL SATURATION DRAIN CONDUCTANCE. THIS QUANTITY MAY BE EXPRESSED BY THE FOLLOWING:

\[ g_{dsat} = \frac{dI_{DSAT}}{dV_D} = \frac{dI_{DSAT}}{dL} \cdot \frac{dL}{dV_D} \]  \hspace{1cm} 1-1

FIGURE 1-4 SHOWS THE I-V CHARACTERISTICS OF A TYPICAL P-CHANNEL ENHANCEMENT MOSFET. THE LINEAR AND SATURATION REGIONS ARE LABELED. IT IS EVIDENT THAT CHANNEL SHORTENING YIELDS A FINITE OUTPUT RESISTANCE FOR MOS TRANSISTORS.

1.3 PREVIOUS INVESTIGATIONS OF THE SATURATION PHENOMENON

Frohman-Bentchkowsky and Grove \(^6\) and others \(^7,8\) have studied MOSFET saturation conductance in terms of device parameters. Appendix A reviews the analytical analysis of the effects of oxide thickness, electric field intensity and associated fringing effects, and the semiconductor impurity concentration on drain conductance. In general, the saturation drain conductance can be expected to increase with both increased oxide thickness (see equation A-12) and decreased impurity concentration (see equation A-9) in the substrate. \(^9\)

Devices which exhibit abnormally high drain conductance in the saturation region can therefore also be expected to have a thicker oxide layer, a lower substrate impurity concentration, or both. This investigation suggests that the saturation drain conductance is also a function of the surface-
State density at the oxide-semiconductor interface.

Reddi and Sah\textsuperscript{10} have shown that the drain-to-source voltage required for pinch-off decreases with both increasing oxide thickness and higher bulk doping. Since small increases in the number of impurities used to dope the substrate yield great increases in the number of free carriers according to the familiar equation\textsuperscript{11}

\begin{equation}
\eta \rho = h^2 = k^2T^3 \exp(-E_g/kT)
\end{equation}

where $E_g = E_c - E_v$ = forbidden gap in eV

$k$ = Boltzmann's constant

$K$ = Material constant, $3.87 \times 10^{22}$ for silicon and $1.76 \times 10^{22}$ for germanium at 25°C

$\eta$ = Concentration of electrons per cm$^3$

$\rho$ = Concentration of holes per cm$^3$

$T$ = Temperature in °K,

It is reasonable to expect that a larger gate bias is necessary to deplete, and finally invert the channel when the substrate impurity concentration is high.

Figure 1-5 illustrates a p-channel enhancement MOSFET drawn to scale. The contours of the depletion regions and the various dimensions approximate theoretical boundaries based on customary impurity doping concentrations and applied terminal voltages. Since the width of the inversion region is typically less than 100Å, channel inversion and drain conductance are both essentially surface effects. Therefore,
THE CHARACTERISTICS OF THE OXIDE-SEMICONDUCTOR INTERFACE LARGELY DETERMINE THE OBSERVED PROPERTIES OF MOS TRANSISTORS.

SUCCEEDING CHAPTERS DISCUSS THE Si-SiO₂ INTERFACE IN MORE DETAIL. CORRELATIONS ARE MADE BETWEEN SURFACE-STATE DENSITY, SEMICONDUCTOR IMPURITY CONCENTRATION, AND BOTH THE EXCESS NOISE AND SATURATION DRAIN CONDUCTANCE PHENOMENA AND HOW THEY RELATE TO THE TYPE AND EXTENT OF DRAIN BREAKDOWN IN ENHANCEMENT-MODE MOS TRANSISTORS.
Figure 1-5. Scale drawing of a p-channel enhancement MOSFET.

*The inversion region is not drawn to scale.
REFERENCES


CHAPTER 2

FABRICATION AND PROPERTIES OF THE Si-SiO₂ INTERFACE

2.1 INTRODUCTION

Many operating characteristics of MOS field-effect transistors, particularly those which function in the enhancement mode, may be traced directly to the properties of the silicon-silicon dioxide interface. The following discussions qualitatively investigate these properties and review the mechanisms by which the insulating layer is grown on silicon. Experimental evidence is offered to explain threshold voltage drift in terms of a redistribution of mobile impurity ions within the oxide. The magnitude of such drift is correlated with the intensity of drain current fluctuations and it is shown that transistors which exhibit high noise also tend to show high threshold voltage drift. Measurements of $I_{DSS}$ confirmed that there is no meaningful correlation between leakage at the drain p-n junction and threshold voltage drift.

2.2 BACKGROUND INFORMATION

Growth and oxidation of silicon. Crystal defects may be introduced during the growth of n- or p-doped monocrystalline silicon. Crystal defects may be thermally stress-induced near the liquid-solid interface. During epitaxial growth, vapor-phase reduction of silicon-tetrachloride introduces defects as the temperature of growth is
THE OVERALL REVERSIBLE CHEMICAL REACTION

$$\text{SiCl}_4 + 2\text{H}_2 \rightleftharpoons \text{Si} \text{(solid)} + 4\text{HCl}$$

SHOWS THAT HYDROCHLORIC ACID CONTAINED IN THE CARRIER GAS ENTERING THE REACTOR MAY RESULT IN REMOVAL RATHER THAN GROWTH OF SILICON.

THE COMPETING REACTION

$$\text{SiCl}_4 + \text{Si} \text{(solid)} \rightleftharpoons 2\text{SiCl}_2$$

SUGGESTS THAT "IF THE [SILANE] CONCENTRATION IS TOO HIGH, ETCHING OF THE SILICON WILL TAKE PLACE EVEN IN THE ABSENCE OF A SIGNIFICANT CONCENTRATION OF HCL." SUCH ETCHING DESTROYS MONO-CRYSTALLINE SURFACE PERIODICITY DUE TO LOSS OF SURFACE ATOMS. HIGH TEMPERATURES DURING THE GROWTH PROCESS ENABLES NEIGHBORING ATOMS TO EASILY MIGRATE TO REDUCE THE ENERGY LEVEL AT STRESS POINTS CAUSED BY VACANCIES. THIS INDUCES EVEN MORE LATTICE DEFORMATION WHICH MAY LEAVE THE SUBSTRATE WITH AN EXCESS OF HIGH ENERGY STATES AS A RESULT OF WEAK OR MISSING CO-ORDINATIVE BONDS NEAR THE SEMICONDUCTOR SURFACE. IN CONTRAST WITH RELATIVELY RIGID TETRAHEDRONS OF NEAR PERFECT CRYSTALLINE SILICON, THE HIGH ENERGY STATES MAY FACILITATE HIGHER DIFFUSIVITY OF IMPURITIES INTO THE SUBSTRATE.
Thermal oxidation of silicon may proceed by either of two reactions depending on the nature of the oxidation process used:

\[
\begin{align*}
\text{Dry} & & \text{Si}^{(\text{solid})} + \text{O}_2 & \rightarrow & \text{SiO}_2^{(\text{solid})} & \quad 2-3 \\
\text{Wet} & & \text{Si}^{(\text{solid})} + \text{H}_2\text{O} & \rightarrow & \text{SiO}_2^{(\text{solid})} + 2\text{H}_2 & \quad 2-4
\end{align*}
\]

It has been shown that some of the surface epitaxial silicon is consumed during oxidation:

"From the densities and molecular weights of silicon dioxide, a layer of silicon \( \approx 0.45 \) \( x_0 \) thick is consumed [where \( x_0 \) is the net oxide thickness]. It has been demonstrated by the use of radioactive tracers that oxidation proceeds by an inward motion of the oxidizing species through the oxide layer rather than by the opposite process of the outward motion of silicon to the outer surface of the oxide."

Accordingly, the oxidizing species must undergo three consecutive steps during oxidation:

1. They must be transported from the bulk of the gas to the gas-oxide interface;
2. They must diffuse across the oxide layer already present; and
3. They must react at the silicon surface.

It is now clear that oxide-masking steps during production of MOS devices induce crystal stress when the oxidizing species make their way through existing layers of oxide and the semiconductor beneath them. Other ionic
Impurities such as sodium and hydrogen may react with the silicon and silicon dioxide at the Si-SiO$_2$ interface and introduce a large number of states with energy levels within the forbidden gap. Such states are called surface states and will be shown to play a vital part in noise phenomena associated with MOS transistors.

It is a well known fact that "in equilibrium, the concentration of a species within a solid is proportional to the partial pressure of the species in the surrounding gas."\(^7\) Experimental data under widely ranging conditions of temperature, partial pressure of oxidents, and using either oxygen or water vapor as the oxidizing species confirm that for large times $t$, the thickness of the oxide film may be expressed as\(^8\)

$$x_0^2 \approx Z \cdot t \quad 2-5$$

Here $Z$ is a parabolic rate constant for the process and is proportional to the partial pressure of the oxidant in the gas and related to both the diffusivity and concentration of the oxidizing species in the oxide layer.

Experimental investigations have indicated that "for oxidation both with oxygen and with water vapor, the oxidizing species moving through the oxide layer are apparently molecular."\(^9\) At least one theory of 1/F noise\(^10\) makes use of a "slow relaxation" in the transition from molecular
CHEMISORBED WATER TO LARGER CHEMISORBED COMPLEXES.

**Properties of the Si-SiO₂ Interface.** The silicon-silicon dioxide interface in MOS transistors may be characterized by fixed surface-state charge in the oxide, space charges within the insulating layer due to mobile impurity ions and traps ionized thermally or by radiation, and surface states. Each of these phenomena are treated individually in the following discussions.

1. **Fixed surface-state charge.** It is theorized that the unexpected existence of a fixed surface-state charge, $Q_{SS}$, located at or near the Si-SiO₂ interface is attributed to excess unreacted ionic silicon present in the oxide during the oxidation process. The characteristics of this charge have been extensively investigated by Deal et al.¹¹ and have been summarized by Grove.¹²

It is fixed and can be neither charged nor discharged over a wide variation of bending of the silicon energy bands.

It is not affected under conditions leading to sodium migration in the oxide.

It is located within approximately 200Å of the Si-SiO₂ interface.

The charge density is not affected by either the oxide thickness or the type and concentration of impurity present.

*O. Jantsch¹³ and Revesz¹⁴ have shown that the "slow relaxation" results in a "modulation of surface recombination" which produces drain current fluctuations in MOSFETS.

THE FIXED SURFACE-STATE CHARGE RESULTS IN A "PARALLEL TRANSLATION OF THE CAPACITANCE-VOLTAGE CHARACTERISTICS ALONG THE VOLTAGE AXIS." IT ALSO INCREASES THE EFFECTIVE GATE VOLTAGE BY

\[ V_G' = V_G + \frac{Q_{SS}}{C_0} \]

AND DECREASES THE FLAT-BAND VOLTAGE ACCORDING TO

\[ V_{FB} = \Phi_{MS} - \frac{Q_{SS}}{C_0} \left( \frac{x_o}{K_0 e_0} \right) \]

WHERE \( V_{FB} \) IS DUE TO THE DIFFERENCE IN WORK FUNCTIONS BETWEEN THE METAL AND THE SEMICONDUCTOR MATERIAL AND \( \Phi_{MS} \) IS THE METAL-SEMICONDUCTOR WORK FUNCTION DIFFERENCE WITHOUT THE INFLUENCE OF \( Q_{SS} \).

2. SPACE CHARGES DUE TO IONIC CONTAMINATION. A MAJOR PROBLEM WITH EARLY MOS DEVICES HAS BEEN TRACED TO SODIUM CONTAMINATION AND IONIC DRIFT UNDER THE INFLUENCE OF AN ELECTRIC FIELD. THIS CAUSES A "REARRANGEMENT OF IONIC SPACE-CHARGE DISTRIBUTION IN THE OXIDE."

Figure 2-1 presents a model of the silicon-silicon dioxide interface with bias applied at elevated temperatures. Figure 2-1a shows the application of a \(-V_{GSUB}\) and the induced charges at the metal-gate and substrate-metal.
INTERFACES. THE DIAGRAM SHOWS POSITIVE SODIUM ATOMS, REPelled BY THE INDUCED OXIDE CHARGE AND HAVING SUFFICIENT THERMAL ENERGY TO MIGRATE TOWARD THE SUBSTRATE, DRIFTING TOWARD THE Si-SiO₂ INTERFACE. THIS CAUSES MOBILE ELECTRONS IN THE N-DOPED SUBSTRATE TO DRIFT TOWARD THE OXIDE AND CHANNEL REGION IN P-CHANNEL ENHANCEMENT MOSFET's.

FIGURE 2-1B ILLUSTRATES THE FOUR RESIDUAL SPACE CHARGES WHICH REMAIN IF THE DRIFT PROCESS IS ALLOWED TO CONTINUE OVER A LONG PERIOD OF TIME. THE RESULT IS THE SAME AS IF A POSITIVE VOLTAGE IS APPLIED TO THE GATE AS WAS SHOWN IN FIGURE 1-2B. THE CHANNEL APPEARS TO BE MORE HEAVILY N-DOPED THAN BEFORE IONIC DRIFT. THE NEGATIVE GATE VOLTAGE REQUIRED FOR SURFACE INVERSION, Vₜ, MUST NOW BE INCREASED, THEREBY ACCOUNTING FOR APPARENT NEGATIVE THRESHOLD DRIFT.

3. SPACE CHARGES DUE TO IONIZED TRAPS. EXPOSURE OF SILICON DIOXIDE FILMS TO X-RAY, GAMMA RAY, AND LOW-AND HIGH-ENERGY IRRADIATION RESULTS IN THE FORMATION OF ELECTRON-HOLE PAIRS. WHEN IN THE PRESENCE OF AN ELECTRIC FIELD, THE ELECTRONS AND HOLES SEPARATE.¹⁹

CONSIDER THE MODEL IN FIGURE 2-1 AGAIN. IF A −VGS IS APPLIED AND, INSTEAD OF HEAT THE DEVICE IS BROUGHT INTO CONTACT WITH X-RADIATION, OPTICALLY EXCITED ELECTRONS DRIFT TOWARD THE OXIDE AND HOLES DRIFT TOWARD THE SEMICONDUCTOR. SINCE THE MOBILITY OF ELECTRONS IN SILICON DIOXIDE IS VERY
FIGURE 2-1. MODEL OF THE Si-SiO$_2$ INTERFACE IN A P-CHANNEL ENHANCEMENT MOSFET SHOWING THE RESULTS OF IONIC DRIFT IN THE OXIDE UNDER THE INFLUENCE OF AN ELECTRIC FIELD.  
(A) Sodium ions are attracted toward the semiconductor while mobile electrons in the n-doped substrate drift toward the oxide.  (B) Residual space-charge in the oxide and in the semiconductor material.  The apparent higher doping in the channel region causes a negative shift in the threshold voltage, the gate voltage required to invert the semiconductor surface.
LOW, MAJORITY CARRIERS IN THE N-DOPED SUBSTRATE CANNOT RECOMBINE IN THE BULK INSULATOR AT THE SI-SiO₂ INTERFACE. THEREFORE, THERE IS A BUILD-UP OF SPACE CHARGE IN THE OXIDE AS HOLES ARE TRAPPED NEXT TO THE SUBSTRATE.

Continued irradiation in the presence of an electric field causes a larger fraction of the total applied gate voltage to be dropped across the space charge region, thereby further increasing the electric field across the space-charge region due to the accumulation of holes. If the process is allowed to continue, the field in the rest of the oxide gradually approaches zero and a steady-state highly localized electric field condition is brought about in the oxide at the silicon-silicon dioxide interface.²⁰

4. Fast surface states. Figure 1-2 illustrated the energy band bending which takes place in the semiconductor near the Si-SiO₂ interface when the gate is held at some positive or negative potential with respect to the substrate. Due to a disruption of the periodicity of the semiconductor surface during oxidation, there are many surface energy states within the forbidden gap. Consequently, variations in the energy bands relative to the Fermi level affect the "probability of occupation of those states."²¹

By definition, "those states whose charge can be readily exchanged with the semiconductor are called surface
The presence or absence of electrons in such states is a function of the surface potential which is itself a function of the applied gate voltage.*

2.3 Previous Experimental Investigations

Revesz²³ has investigated the Si-SiO₂ interface in enhancement MOSFET's and has shown that the silicon surface state is a donor, that is, positively ionized silicon provides an excess of donor electrons. During oxidation in oxygen at relatively high temperatures it is theorized that O⁻ and O⁻² consume electrons as they diffuse into the silicon substrate. Revesz has concluded that oxidation in water vapor involves significantly more surface states than does oxidation in oxygen alone and that the oxidation rate is increased while the density of free states is reduced.²⁴

It is well known that states have a much greater probability of existing at dislocations and boundary imperfections than anywhere else and that they give rise to the fixed surface-state charge phenomenon in the oxide. It has been theorized that donor electrons present in this manner act as recombination centers, enable the diffusion of such

*Surface-state fluctuations resulting in variations in surface potential modulate channel conductance which in turn causes variations in drain current. These drain current fluctuations may be observed as noise.*
IMPURITIES AS HIGHLY MOBILE SODIUM ION, Na\(^+\), HYDROGEN ION, H\(^+\), AND OTHER ACCEPTORS WHICH MAY BE PRESENT. 25

When the semiconductor surface of a P-CHANNEL ENHANCEMENT MOSFET is inverted, the free hole concentration is very large while the free electron density is negligible. Since ionized silicon, Si\(^{+3}\) and Si\(^{+4}\), is also an acceptor, it has been theorized that the surface states in P-CHANNEL devices are almost exclusively fast trapping centers in the conduction channel.*

2.4 INVESTIGATION OF THRESHOLD VOLTAGE DRIFT

EXPERIMENTAL METHOD. IN ORDER TO QUANTITATIVELY INVESTIGATE THE MAGNITUDE OF THRESHOLD VOLTAGE DRIFT DUE TO IONIC CONTAMINATION IN THE INSULATING LAYER AND IN ORDER TO CORRELATE SUCH DRIFT WITH EXCESS NOISE AND OTHER SURFACE-RELATED PHENOMENA, LIFE-TESTING OF SEVERAL ENHANCEMENT MOSFET's WAS UNDERTAKEN.

A LARGE NUMBER OF MEDIUM CONDUCTANCE P-CHANNEL FIELD-EFFECT TRANSISTORS WERE OBTAINED.** THESE DEVICES WERE

*SUCH OTHER CHEMISORBED SPECIES AS H\(_2\)O\(^+\) MAY ALSO BE CONSIDERED FAST TRAPPING CENTERS. O. JANTSCH CLAIMS THEY FIGURE PROMINENTLY IN THE PRODUCTION OF EXCESS NOISE IN MOS TRANSISTORS. SEE REFERENCE 1967-8 FOR MORE DETAILS.

**THE DEVICES WERE MANUFACTURED BY AMERICAN MICRO-SYSTEMS, INC. OF SANTA CLARA, CALIFORNIA AND WERE PART OF JOINT RELIABILITY STUDIES UNDERTAKEN BY NEWARK COLLEGE OF ENGINEERING AND PICATINNY ARSENAL DURING THE YEARS 1968-72.
PURPORTED TO BE DESIGNED PRIMARILY FOR "LINEAR WIDEBAND AMPLIFIERS AND HIGH SPEED SWITCHING AND COMMUTATING APPLICATIONS." THEY FEATURED A HIGH GAIN-BANDWIDTH PRODUCT, TYPICALLY 195MHZ, AND A THRESHOLD VOLTAGE RANGE OF FROM -3.5 TO -5.5V. TWO CONFIGURATIONS AND THREE TYPES WERE AVAILABLE: TYPE DDO7P UNITS HAD A BUILT-IN ZENER DIODE VOLTAGE LIMITER BETWEEN THE GATE AND THE SUBSTRATE WHILE TYPES DDO8P AND DDO8K HAD NO SUCH GATE PROTECTION. ALL WERE FOUR LEAD TRANSISTORS (ONE LEAD FOR THE DRAIN, GATE, SOURCE AND SUBSTRATE BULK) AND HERMETICALLY SEALED IN ORDINARY TO-72 METAL CANS. THERE WERE NO SIGNIFICANT DIFFERENCES IN THE CONSTRUCTION OF THE THREE TYPES OF MOSFET'S.

TWENTY DEVICES, TEN EACH OF TYPES DDO7P AND DDO8K, WERE SELECTED FOR LIFE-TESTING FOR THRESHOLD VOLTAGE DRIFT ON THE BASIS OF THEIR LOW FREQUENCY NOISE INTENSITY.* ACCORDINGLY, FIVE HIGH- AND FIVE LOW-NOISE UNITS WERE SELECTED FROM EACH OF THE TWO TYPES.

TEFLON SOCKETS WERE USED TO CONNECT ALL TRANSISTORS WITH COMMON DRAIN, SOURCE, AND SUBSTRATE. ALL TYPE DDO7P DEVICES WERE BIASED WITH $V_{GS} = -25V$ AND ALL TYPE DDO8K UNITS HAD $-50V$ ON THE GATE. THE COMPLETE ASSEMBLY WAS WIRED INSIDE AN OVEN LATTER MAINTAINED AT 130±5°C FOR 500 HOURS.

*NOISE MEASUREMENTS WERE MADE AT 10HZ. AND AT 1KHZ., BOTH WITH A BANDWIDTH OF 1 CYCLE. THE NOISE MEASUREMENTS ARE DETAILED IN SECTION 3.5.
EXPERIMENTAL RESULTS AND DISCUSSION. Appendix C lists the percentage negative threshold voltage drift, $\%\Delta V_T$, for all twenty units tested. Type DDO7P transistors exhibited ranges of drift of from 1.75 to 2.66 percent and from 3.16 to 7.15 percent for low- and high-noise units, respectively. Ranges of 6.88 to 9.11 and 11.5 to 23.6 percent drift were observed for the low- and high-noise type DDO8K units.

It is apparent that threshold voltage drift is directly proportional to the electric field across the oxide, as evidenced by the higher percent drift for those units which were biased at the higher gate voltage. Statistical analysis confirmed that the type DDO8K units exhibited substantial $\Delta V_T$ while drift in the DDO7P transistors was very small.*

Of particular importance was the fact that higher threshold voltage drift was observed in the high noise units than in those with low noise intensity. It was therefore concluded that there is a definite correlation between 1/F noise and threshold voltage drift and that, for P-channel enhancement MOSFET's, ionic drift in the oxide definitely affects the semiconductor surface.

*Previous investigations showed that the type DDO8K devices exhibited unusually high $\Delta V_T$. It was therefore of particular importance that such high drift units also be included in this investigation.

**Chapter 3 shows that 1/F noise is a surface-related phenomena and that ionic drift increases the surface-state density.
Appendix E describes the procedures used to measure the short-circuit drain leakage current (with zero gate bias) and lists the results obtained both before and after life-testing for threshold voltage drift. It was found that the leakage current increased by a factor of from three to four but that this was insufficient to conclude that a significant amount of drain junction degradation had taken place after 500 hours of bias at 130±5°C.

Furthermore, since there was no significant difference between the amount by which $I_{DSS}$ increased for units having either relatively high or relatively low noise, it was concluded that drain leakage was not a factor which results in the production of drain current fluctuations. Also, since the increase in leakage for transistors which showed appreciable threshold voltage drift was similar to that for units which exhibited only a small amount of drift, it was concluded that there is no correlation between $I_{DSS}$ and threshold voltage drift and the mechanism of ionic drift at the Si-SiO₂ interface which produces the drift.
REFERENCES


22. Ibid., p. 283.
24. Ibid., p. 98.
CHAPTER 3

THE SURFACE-STATE RELATED NOISE PHENOMENA  
IN MOS TRANSISTORS

3.1 INTRODUCTION

In the absence of externally applied power, virtually all resistive elements may be thought of as noise generators. However, MOS transistors are unique in that they produce an exceptionally high intensity of excess noise when power is applied. This noise has been shown to be directly proportional to current density and inversely proportional to the frequency at which it is detected. Furthermore, numerous investigations have shown that this "1/f" noise is strongly dependent upon the general surface conditions at the silicon-silicon dioxide interface in MOS transistors and on the surface state density in particular.

The following discussions present a brief background on the major types of electrical noise with particular emphasis on low frequency excess noise intensity and its use in an analysis of component reliability. Experimental results are then presented which qualitatively correlate surface-state related 1/f noise intensity with the surface-state density, semiconductor impurity concentration, and observed differences in saturation drain conductance between high- and low-noise enhancement MOSFET's.
3.2 Basic Noise Theory

Electrical noise may be defined as spurious, unwanted signals which are random in nature and which tend to be aperiodic. Noise may be named for its apparent cause and effect (i.e., thermal excitation, random recombination, or random collisions) or by its frequency domain (e.g., low-frequency noise). Accordingly, there are three major types of noise commonly found in electrical components, each of which is discussed individually below.

**Thermal (Johnson) Noise.** The random velocities of carriers between collisions constitutes currents which cause a fluctuating voltage to appear across the terminals of any resistance $R$. For MOS transistors, the Nyquist relation

$$V^2 = 4kTR\Delta f$$  

expresses the mean-squared noise voltage in terms of the total drain-to-source resistance, the absolute temperature, and the bandwidth in cycles per second.

The spectral intensity of thermal noise is "white," that is, its magnitude is practically uniform with respect to frequency. Consequently, the larger the included bandwidth, the greater will be the intensity of noise measured. All practical electronic components possess a finite resistance which contributes thermal noise.
**Shot Noise.** Direct currents in semiconductor materials are by way of a continuous process of dissociation and recombination in a spasmodic "jerky" fashion. This results in instantaneous current fluctuations, the mean-squared value of which is given by

\[ \overline{I^2} = 2gI\Delta f \]

where \( I \) is the direct current measured, \( g \) is the carrier charge, and \( \Delta f \) is the included bandwidth.

Previous investigations\(^4,5,6\) have shown that shot noise is essentially white for low frequencies. It may be considered independent of frequency over the range of interest for MOSFET operation.

**Excess (1/f, Modulation, Flicker) Noise.** The origin of excess noise is "thought to lie in semiconductor crystal imperfections and surface effects."\(^7\) By passivating silicon devices with silicon dioxide to reduce the role of surface states, defects are necessarily introduced at the Si-SiO\(_2\) interface. The presence of fast surface states at the semiconductor surface leads to a fluctuation of surface charge in MOS transistors and may produce surface-state related noise which may be observed in either one or both the gate and the drain circuit in MOSFET's. Bell\(^8\) has proposed two mechanisms which result in observed excess noise in MOS devices:
1. **Gate Noise** due to fluctuations in total surface charge as carriers move to and from the oxide, and

2. **Drain Current Fluctuations** resulting from variations in channel conductance as a result of variations in \(V_{GS}\) due to the charge fluctuations which produce gate noise.

Bell offers the following generalized expression for frequency-dependent noise:

\[
\frac{V^2B}{R} = K(J^B R^s V^s f^{r})B \tag{3-3}
\]

where

- \(B\) = Bandwidth in cycles per second
- \(J\) = Current density
- \(K\) = Material constant
- \(R\) = Resistance in ohms
- \(s\) = Shape factor
- \(V\) = Volume
- \(\eta + \zeta = 2\) to balance the equation in time
- \(\theta = 2\) to balance the equation in charge

---

*For any \(\Delta Q\) into the oxide from the semiconductor, there must be a \(\Delta Q\) of opposite polarity onto the gate and vice versa. This leads to gate charge fluctuation which is observed as a noise voltage in the gate circuit.*

**Variations of charge between the depletion region, the inversion region, and the surface states alters the instantaneous value of \(V_{GS}\). Recall from Section 1.2 that the channel conductance, and therefore the drain current, is easily modulated by variations in gate voltage. Hence the observed drain current fluctuations in MOS transistors.*
The general expression may be simplified to

\[ \frac{V^2B}{R} = K(J^2R^{2-\eta}v^{1-\eta}S/f)B \quad 3-4 \]

where \( \chi = (\eta-1)/3 \). For an exact 1/F spectrum, let \( \eta = 1 \), 1-\( \chi = 1 \), 2-\( \eta = 1 \), and let \( S \) be an area/unit length. Then the product \( R*S \) is in units of resistivity, \( \rho \).

The noise power density for a 1/F spectral intensity (in which \( B \) is one cycle at an angular frequency of \( \omega \)) may be stated as

\[ P_N(\omega) = K(J^2\rho v/f)\omega \quad 3-5 \]

which is directly proportional to the DC power applied (and the current density squared) and inversely proportional to frequency.

3.3 Previous Studies of the Excess Noise Spectral Intensity

Surface-state related 1/F noise has been attributed to a modulation of surface recombination. This reasoning is based on McWhorter's theory of trapping centers at the silicon-silicon dioxide interface:

1. The introduction of trapping centers into the semiconductor material results in a "direct change in current due to a change in the number of free carriers and an indirect change in current due to a change in the number of trapped carriers." 13

*1/F noise is usually masked by thermal noise at all frequencies above 20kHz and therefore must be observed at relatively low frequencies for true 1/F dependence.
2. The random occupancy of surface states by Brownian motion "modulates the surface potential, which causes a fluctuation in surface recombination velocity and a modulation of the free carrier density in the space-charge region near the silicon surface." 14

3. Since the drift of charged carriers constitutes a diffusion current, any fluctuation in the free carrier density necessarily indicates a "fluctuation in diffusion current." 15

The 1/f noise can then be explained by "conduction channel charge density fluctuation caused by the modulation of surface potential due to the random occupancy of surface states" 16 which supports the theory of drain current fluctuations put forth by Bell.

Since the lifetime of the fast surface states is typically about 10\(^{-9}\) seconds, the recombination noise produced is of very high frequency. The observed low-frequency noise must therefore be a modulation of surface recombination. 17

Heiman and Warfield 18 have estimated that surface states are located within about 20 Å from the Si-SiO\(_2\) interface. Since the oxide thickness in MOS transistors is typically 600-2000 Å (and since the oxide thickness must be orders of magnitude greater than the inversion layer), the resident distance of surface states is negligibly small and the 1/f noise may be considered a surface phenomenon.
Hsu has analytically predicted the noise spectral intensity of low-frequency excess noise in P-channel enhancement MOSFET's and a review of his derivation is included in Appendix B. The spectral intensity of the short-circuit drain current fluctuations is given by

\[
S_i(\omega) = \left(\frac{g_{GM}}{A C_o}\right)^2 \frac{4 k T \tan T(E) T_s}{\omega} (e^{\alpha T} - 1)
\]

for \( \omega T_s \alpha T \ll 1 \)

\[
S_i(\omega) = \left(\frac{g_{GM}}{A C_o}\right)^2 \frac{k T \tan T(E)}{\alpha f} \quad 3-6b
\]

for \( \omega T_s \ll 1 \ll \omega T_s \alpha T \)

\[
S_i(\omega) = \left(\frac{g_{GM}}{A C_o}\right)^2 \frac{4 k T \tan T(E)}{\alpha \omega^2 T_s} (1 - e^{-\alpha T})
\]

for \( 1 \ll \omega T_s \)

Where:

- \( A \) = Effective area of the gate in cm²
- \( C_o = K_o e_o \) is the oxide capacitance
- \( \frac{1}{x_o} \)
- \( G_m = \frac{\partial I_D}{\partial V_G} \) is the most transconductance \( V_D = \text{constant} \)
- \( k = \text{Boltzmann's constant} \)
- \( \ell = \text{Assumed to be 20Å} \)
- \( N_T(E) = \text{Density of trapped surface states per unit volume per unit energy (cm}^{-3}/\text{eV}) \)
- \( T = \text{Absolute temperature in °K} \)
- \( \gamma_s = \text{Time constant of surface states located at the Si-SiO}_2 \text{ interface} \)
- \( \omega = \text{Angular frequency in rad/sec} \)
AND WHERE $\alpha$ IS EXPERIMENTALLY DETERMINED TO BE $2 \times 10^8 \, \text{cm}^{-1}$ AND $\exp(\alpha L) = 10^{17.21}$

From the above expressions it is apparent that very low frequency noise is independent of frequency, a true $1/F$ spectral intensity is found only within the range of $(2\pi \gamma_0 e^{\alpha L})^{-1}$ to $(2\pi \gamma_0)^{-1}$ (a range theoretically predicted to be about 17 orders of magnitude), and that noise at higher frequencies has a $1/F^2$ dependence.

Of particular interest is the dependence of noise intensity on the surface-state density. Since only those states "within $\pm 2kT$ from the surface-state Fermi level contribute noise to the device, if the surface states are arbitrarily distributed in energy, the value $N_T(E)$ represents the surface-state density within $\pm 2kT$ of the Fermi level."22 Processes which introduce states into this range of energy therefore result in an increase in the number of surface states and may be observed by an increase in noise intensity.

3.4 ELECTRICAL NOISE AND COMPONENT RELIABILITY

An exceptionally high noise intensity may be regarded as an indication of some abnormality in an electrical device. Those devices exhibiting high noise characteristics may therefore be classified as potential reliability risks. Noise measurements are therefore a reliability tool used to compare devices with an accepted standard.
Any mechanism which "focuses" or "funnels" a significant amount of current through a small cross-section results in a high localized current density and accompanying localized heating in a device. Defects in the crystal structure at p-n junctions, cracks, flaws, or inclusions in the semiconductor material may lead to "current funneling" and high 1/f noise intensity.23

Since enhancement MOSFET's conduct through a relatively narrow inversion region at the semiconductor surface, all drain current is concentrated within an extremely limited portion of the channel. At even moderate current levels, such devices possess an inherently high current density near the Si-SiO₂ interface (where inclusions such as SiO₂ molecules are present) and consequently exhibit much higher 1/f noise intensity than bipolar transistors.

Therefore, unusually high noise units may be eliminated from production batches in anticipation of a correspondingly high failure rate probability due to high current density. Furthermore, the relative 1/f noise intensity should be an excellent indicator of surface conditions present in each device and the surface-state density in particular. This reasoning was applied to all analyses of noise phenomena encountered in this research and was one of the reasons it was thought that noise measurements would be beneficial in a study of breakdown in enhancement MOSFET's.
3.5 Noise Measurements Undertaken

Description of Equipment. Noise measurements were performed using the Quan-Tech Model 327 Diode Noise Analyzer. Figure 3-1 shows the internal connection block diagram and external gate supply of such an instrument modified for use with p-channel enhancement MOSFET's.

The device consisted of a built-in variable DC supply, a shielded test jig and socket, current-limiting resistors, a broadband amplifier for amplifying the noise voltage across a single, selected, fixed resistor, two active filters resonant at ten hertz and one kilohertz with a bandwidth of one cycle each, and analog outputs which read at the appropriate frequency in RMS volts.

Nickel-cadmium batteries were used to bias the gate of each MOSFET under test in order to minimize noise introduced into the gate circuit which might in turn cause undesirable drain current fluctuations.

All noise measurements were conducted within a shielded room at a temperature of about 25°C and not more than 30% humidity.

Experimental Method. The p-channel MOSFET's under test were individually connected with source and substrate to the main power supply positive terminal, drain to the negative terminal, and gate to the external variable supply.
Figure 3-1. Connection block diagram of the Quan-Tech Model 327 Diode Noise Analyzer modified for measuring noise voltages of p-channel enhancement MOS transistors.
THE MAIN DC SUPPLY AND THE CURRENT-LIMITING RESISTORS PROVIDED CONTINUOUS VARIATION OF EITHER \(-V_{DS}\) OR \(-I_D\). WITH USE OF THE EXTERNAL GATE SUPPLY, NOISE VOLTAGES\(^*\) COULD BE OBTAINED ANYWHERE ON THE MOSFET I-V CHARACTERISTICS.

APPROXIMATELY 80 TRANSISTORS WERE SELECTED FROM A LARGE BATCH OF P-CHANNEL MOSFET'S.\(^*\) ALL DEVICES WERE FIRST SCREENED FOR PROPER OPERATION UP TO AND SLIGHTLY BEYOND THE THRESHOLD OF DRAIN BREAKDOWN. THEN, 25 TRANSISTORS OF EACH TYPE WERE SELECTED FOR ACTUAL NOISE MEASUREMENTS.

NOISE VOLTAGES WERE OBTAINED AT 10HZ AND AT 1KHZ WITH ALL UNITS BIASED AT A CONSTANT \(V_{GS}\) OF \(-5.5\) VOLTS AND FOUR DIFFERENT VALUES OF DRAIN VOLTAGE: \(-3V.\), \(-10V.\), \(-20V.\), AND \(-25V.\). THIS PERMITTED NOISE VOLTAGES TO BE MADE IN BOTH THE LINEAR AND SATURATION REGIONS OF OPERATION FOR EACH UNIT. THE DATA PROVIDED A PROFILE OF THE MEAN NOISE VOLTAGE AND STANDARD DEVIATION AS A FUNCTION OF DRAIN VOLTAGE FOR EACH TYPE OF TRANSISTOR.

\(^*\)ACTUAL DRAIN CURRENT FLUCTUATIONS WERE COMPUTED FROM THE MEASURED NOISE VOLTAGES BY DIVIDING THE OBSERVED QUANTITY BY THE KNOWN, FIXED RESISTANCE ACROSS WHICH IT APPEARED. THE NOISE INTENSITY (OF DRAIN CURRENT FLUCTUATIONS) WAS THEN THE SQUARE OF THE CALCULATED NOISE CURRENT AT A SPECIFIED OPERATING POINT.

\(^*\)SECTION 2.4 DESCRIBED THE TYPES DD07P, DD08P, AND DD08K P-CHANNEL ENHANCEMENT MOSFET'S USED IN THIS RESEARCH. THOSE DEVICES ON WHICH NOISE MEASUREMENTS WERE MADE WERE SELECTED AT RANDOM FROM A BATCH ESTIMATED TO BE OVER 300 UNITS.
Using the built-in voltmeter and ammeter on the Quan-Tech noise measuring instrument, saturation drain conductance measurements were made at an operating point of -5.5V on the gate and V_DS = -20V. The relative noise voltage at 10Hz was correlated with the drain conductance for each individual transistor.

On the basis of the relative noise intensity at ten cycles, the five highest and five lowest noise transistors of types DDO7P and DDO8K were selected for life-testing for threshold voltage drift. Noise voltage versus drain current measurements at constant gate voltage were made before and after 500 hours of bias* at 130±5°C.

Noise voltage versus drain current characteristics at several gate voltages were plotted for three high- and three low-noise transistors of type DDO7P. A curve tracer was used to visually verify the plotted I-V characteristics.

All noise, current, and voltage measurements were checked and rechecked to ensure accurate readings. A Fluke Model 8000A Digital Voltmeter was used to determine the precise threshold voltage for each transistor as well as for purposes of double checking the voltage readings on the Quan-Tech instrument.

*Type DDO7P units were biased at V_GS = -25V, while type DDO8K units were biased at V_GS = -50V. The drain, source, and substrate bulk were common for both types of devices.
3.6 Experimental Results and Discussion

Comparison of Noise Intensities. Figure 3-2 represents the noise voltage profile of three sets of devices as a function of drain voltage before life-testing for threshold voltage drift. Figure 3-2a shows the mean and standard deviation of noise voltages at ten cycles while Figure 3-2b gives the corresponding information at one-thousand cycles.*

It was not the intention of this research to establish the exact frequency dependence of excess noise in MOS transistors. This has been done before and is readily available in the literature.\(^{25,26,27}\) Rather, it may be concluded that the low frequency excess noise intensity was found to be approximately inversely proportional to the frequency at which it was measured before threshold voltage drift. The \(1/F\) noise theory developed earlier therefore applies to all subsequent discussions regarding the noise intensity of the devices tested.

*The figures represent RMS noise voltage in microvolts at two frequencies. Comparisons of mean noise intensities between any two types of devices or between two frequencies for the same device must reflect the ratio of the squares of the noise voltage readings used. Example: Compare the mean noise intensity of type DD08P at 10Hz and \(V_{DS} = -3\text{V}\) and at the same drain voltage and 1kHz. In the first case the mean noise voltage was \(10\times10^{-6}\text{V}\), and in the second it was approximately \(0.82\times10^{-6}\text{V}\). The ratio of the square of the first reading to that of the second shows that the noise intensity at ten cycles was in fact more than 100 times that at one kilohertz.
FIGURE 3-2. COMPARISON OF MEAN EXCESS NOISE VOLTAGE FOR THREE TYPES OF P-CHANNEL ENHANCEMENT MOSFET'S. MEASUREMENTS WERE MADE AT FOUR DRAIN VOLTAGES WITH CONSTANT $V_{GS}$ OF -5.5V. TYPE I: DD08P  TYPE II: DD08K  TYPE III: DD07P
As expected, the noise voltage was found to increase with increasing drain voltage when the gate was held at a constant potential. Increasing $V_{DS}$ in this manner also increases the drain current which flows in a channel of fairly constant dimensions. The approximate $1/F$ frequency dependence was found to hold for both the linear and saturation regions of operation.

Figures 3-3 through 3-5 compare mean noise voltage at 10Hz with saturation drain conductance at $V_{DS} = -10V$, and $V_{GS} = -5.5V$, for the three types of units tested. Two observations are immediately apparent:

1. There was a wide range of relative noise intensity within each group of MOSFET's, and

2. In every case, those units having a high noise intensity showed a correspondingly higher saturation drain conductance than did the low-noise units.

Two theories are offered to explain the correlation between $1/F$ noise intensity and saturation drain conductance.

1. Variations of semiconductor impurity concentration.

Recall from section 1.2 that high saturation drain conductance is synonymous with relatively thick oxide layers and/or low substrate impurity concentrations. Under the condition of uniform oxidation with low surface-state den-
Figure 3-3. Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD07P MOSFET's. $V_{DS} = -20\ \text{volts}$ and $V_{GS} = -5.5\ \text{volts}$. 
Figure 3-4. Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD08P MOSFET's. $V_{DS}=-20\text{volts}$ and $V_{GS}=-5.5\text{volts}$.
Figure 3-5. Comparison of noise voltage at 10Hz with saturation drain conductance for selected units of type DD08K MOSFET's. \( V_{DS} = -20 \text{volts} \) and \( V_{GS} = -5.5 \text{volts} \).
ity, the drain conductance is simply a function of the relative bulk doping concentration. It therefore follows that, with constant gate voltage and operation in the saturation region at constant drain voltage, a relatively high drain conductance is indicative of a low semiconductor impurity concentration.

Since the drain current in the saturation region is dependent upon the amount by which the exponential reduces toward the source (which is itself a function of the bulk doping concentration), the relative current density in the transistor is directly related to both the semiconductor impurity concentration and the saturation drain conductance.

Therefore, a high current density, giving a high 1/f noise intensity, is a direct consequence of relatively low bulk doping in the substrate. Noise measurements are therefore useful in an analysis of doping profiles for MOS transistors. However, the variation in noise intensity may be expected to be relatively small due to the small variation semiconductor doping levels between units of the same batch.

2. High surface-state density. Recall from section 3.3 that 1/f noise intensity is directly proportional to the surface-state density within an MOS device. It therefore follows that, with constant semiconductor impurity
CONCENTRATION AND OPERATING POINT, THOSE UNITS HAVING A
RELATIVELY HIGH 1/F NOISE INTENSITY MAY ALSO BE EXPECTED
TO POSSESS A HIGH DENSITY OF SURFACE STATES.

MEASUREMENTS OF $I_{DSS}$ CONFIRMED THAT HIGH DRAIN-DIODE
LEAKAGE WAS NOT A FACTOR IN THOSE UNITS HAVING AN ABNOR-
MALLY HIGH DRAIN CONDUCTANCE AND THEREFORE SUCH CONDUC-
TANCE MUST NECESSARILY BE A SEMICONDUCTOR SURFACE EFFECT.
IT IS THEN REASONABLE TO SUSPECT THAT SURFACE STATES CON-
TRIBUTE TO SURFACE CONDUCTION AND THAT SURFACE-STATE RE-
LATED 1/F NOISE INTENSITY IS THEREFORE HIGHER IN THOSE
TRANSISTORS HAVING HIGH SATURATION DRAIN CONDUCTANCE.

SECTION 2.4 PROPOSED THAT THE MAJORITY OF FAST SUR-
FACE STATES IN P-CHANNEL ENHANCEMENT MOSFET'S ARE TRAPPING
CENTERS, THAT IS HOLES NEAR THE Si-SiO$_2$ INTERFACE. SINCE
THE OXIDIZING SPECIES CONSUME ELECTRONS DURING DIFFUSION
INTO THE SILICON, IT IS PLAUSIBLE TO EXPECT THAT A LOW
SEMICONDUCTOR IMPURITY CONCENTRATION RESULTS IN A GREAT
MANY MORE TRAPPING CENTERS THAN WOULD BE THE CASE WITH
HIGH BULK DOPING. THE DENSITY OF FAST TRAPPING CENTERS
IN P-CHANNEL DEVICES WOULD THEN BE AN INVERSE FUNCTION OF
THE IMPURITY CONCENTRATION IN THE SUBSTRATE. THEREFORE,
BOTH THEORIES 1 AND 2 ARE RELATED AND THE RELATIVE 1/F
NOISE INTENSITY MAY BE AN INDICATION OF BOTH THE DOPING
LEVEL AND THE SURFACE-STATE DENSITY. FURTHERMORE, THE
SATURATION DRAIN CONDUCTANCE MIGHT BE PROPORTIONAL TO
THE SURFACE-STATE DENSITY AS WELL.

NOISE VOLTAGE AND THRESHOLD VOLTAGE DRIFT. The noise voltages versus drain current at constant gate voltage for the twenty units life-tested for threshold voltage drift are listed in Appendix D. All units increased in noise intensity following 500 hours of bias at an elevated temperature. Of particular importance is the apparent loss of 1/F frequency dependence due to unusually high increases in noise voltages at 1KHz. It was concluded that ionic drift at the silicon-silicon dioxide interface probably resulted in a high density of shallow traps at the semiconductor surface. It is believed that such traps have time constants which are much shorter than the time constants of other trapping centers and that modulation of surface recombination utilizing shallow traps accounts for the greatly increased noise intensity at the higher frequency.
REFERENCES


3. Ibid., P. 77.


7. DENISE LECROISETTE, TRANSISTORS (NEW JERSEY, 1965).

8. Ibid., Bell, P. 111.

9. Ibid., P. 112.

10. Ibid., P. 112.

11. Ibid., P. 112.


15. Ibid., P. 1452.

16. Ibid., P. 1452.


20 Ibid., p. 1453.

21 Ibid., p. 1453.

22 Ibid., p. 1454.


24 Ibid.
CHAPTER 4

CORRELATION OF 1/F NOISE WITH DRAIN BREAKDOWN

4.1 INTRODUCTION

DRAIN BREAKDOWN IN MOS TRANSISTORS IS SHOWN TO BE A COMPOSITE OF IMPACT IONIZATION IN THE CHANNEL AND GATE-CONTROLLED DRAIN-DIODE BREAKDOWN AT THE DRAIN-TO-SUBSTRATE P-N JUNCTION. THE SEMICONDUCTOR IMPURITY CONCENTRATION, THE SURFACE-STATE DENSITY, THE SATURATION DRAIN CONDUCTANCE, AND THE APPLIED GATE VOLTAGE ARE CRITICAL FACTORS INFLUENCING WHEN AND TO WHAT EXTENT DRAIN BREAKDOWN OCCURS AT HIGH DRAIN VOLTAGES. LOW FREQUENCY EXCESS NOISE MEASUREMENTS WERE CONDUCTED ON SEVERAL HIGH- AND LOW-NOISE TRANSISTORS AT VARIOUS STAGES OF BREAKDOWN AND THE EXPERIMENTAL RESULTS WERE CORRELATED WITH SEMICONDUCTOR SURFACE EFFECTS.

4.2 THEORY OF ELECTRICAL BREAKDOWN AT P-N JUNCTIONS

THE CUMULATIVE DRAIN BREAKDOWN PHENOMENA IN ENHANCEMENT MOSFET'S IS ESSENTIALLY AN EXTENSION OF BREAKDOWN THEORY AT ANY REVERSE-BIASED P-N JUNCTION. TWO TYPES OF BREAKDOWN IN SEMICONDUCTOR DEVICES ARE DISCUSSED BELOW.

AVALANCHE BREAKDOWN. UNDER THE INFLUENCE OF A HIGH ELECTRIC FIELD, IONIZATION OF SEMICONDUCTOR MATERIALS RESULTS IN THE CREATION OF ELECTRON-HOLE PAIRS. WHEN THE ELECTRONS GAIN SUFFICIENT KINETIC ENERGY WHILE BEING ACCELERATED IN THE ELECTRIC FIELD, THEIR COLLISIONS WITH THE
CRYSTAL LATTICE FRACTURE Si-Si BONDS. EACH SUCH COLLISION PRODUCES SEVERAL ADDITIONAL ELECTRON-HOLE PAIRS WHICH IN TURN MAY RESULT IN MORE COLLISIONS AND EVEN FURTHER IONIZATION. SUCH IMPACT IONIZATION RESULTING IN RAPID MULTIPLICATION OF AVAILABLE CARRIERS HAS BEEN TERMED AVALANCHE BREAKDOWN.1

**ZENER BREAKDOWN.** A very high electric field across the space-charge region of a reverse-biased P-N junction DISTORTS AND "TEARS APART" COVALENT Si-Si BONDS. ELECTRON-HOLE PAIRS ARE THEN IMMEDIATELY ELEVATED TO THE CONDUCTION BAND. SUCH PENETRATION OF THE FORBIDDEN GAP IS REFERRED TO AS TUNNELING AND LEADS TO THE SO-CALLED ZENER BREAKDOWN EFFECT.2

THE ELECTRIC FIELD REQUIRED FOR TUNNELING IN SILICON IS ON THE ORDER OF \(10^6\) VOLTS/CM. ZENER BREAKDOWN IS THEREFORE USUALLY PRECEDED BY AVALANCHE BREAKDOWN WHICH OCCURS AT A LOWER ELECTRIC FIELD POTENTIAL. THE TWO TYPES OF BREAKDOWN ARE NOT TOTALLY INDEPENDENT AND ONE MAY BE RESPONSIBLE FOR THE ONSET OF THE OTHER.3

4.3 PREVIOUS INVESTIGATION OF DRAIN BREAKDOWN

**CHANNEL IMPACT IONIZATION.** COBBOLD4 HAS SHOWN THAT CHANNEL BREAKDOWN IN MOS TRANSISTORS IS CHARACTERIZED BY HIGH SATURATION DRAIN CONDUCTANCE AND A GRADUAL INCREASE IN DRAIN CURRENT AT HIGH DRAIN VOLTAGES WHEN THE CHANNEL IS STRONGLY INVERTED.

KRESSEL 6 HAS INVESTIGATED THE EFFECT OF INCLUSIONS IN SEMICONDUCTORS HAVING DIELECTRIC CONSTANTS DIFFERENT FROM THE MEDIUM IN WHICH THEY ARE IMMERSED. IN PARTICULAR, HE HAS FOUND THAT

"IN THE CASE OF A SPHERICAL PRECIPITATE SUCH AS SiO2 IN Si, IT MAY READILY BE SHOWN THAT THE MAXIMUM ELECTRIC FIELD AT THE SURFACE OF THE SPHERE IS APPROXIMATELY 1.5 TIMES LARGER THAN THE AVERAGE FIELD IN THE SURROUNDING MEDIUM." 7

IT HAS LONG BEEN RECOGNIZED THAT INCLUSIONS IN SEMICONDUCTOR MATERIALS CONTRIBUTES TO ELECTRICAL BREAKDOWN AT P-N JUNCTIONS BY IMPOSING UNUSUALLY HIGH LOCALIZED ELECTRIC FIELDS WHICH ARE ALSO REGIONS OF HIGH CURRENT DENSITY.

**DRAIN-DIODE BREAKDOWN.** Cobbold has shown that drain-diode breakdown in MOS transistors is characterized by relatively sharp increases in drain current with increasing VDS. This hard drain breakdown phenomenon has been found to be a function of the potential difference between the drain and gate terminals and is therefore gate-controlled. This form of drain breakdown has been observed to be particularly prevalent in enhancement-mode devices which are biased at or below cutoff and that it becomes less apparent as the channel is inverted.

Figure 4-1 illustrates the mechanism by which gate-controlled drain-diode breakdown takes place in an N-channel MOSFET. When the gate voltage is insufficient to establish a conducting channel, the transistor is said to be in cutoff. With the source and substrate grounded and the drain at a positive potential, a space-charge depletion region exists around the drain junction. The potential difference between the drain and gate terminals and between the drain and substrate causes an electric field to exist in both the oxide and in the drain depletion region.

Since the depletion region is narrowest near the semiconductor surface, the electric field in this corner region is the strongest, as indicated by the density of the electric field lines. Furthermore, since the depletion region extends along and directly beneath the oxide, the depletion
FIGURE 4-1. DRAIN-PORTION OF AN N-CHANNEL ENHANCEMENT MOSFET SHOWING THE MECHANISM OF DRAIN-DIODE BREAKDOWN IN THE "CORNER" REGION.
REGION FIELD LINES JOIN WITH AND REINFORCE THE FIELD LINES IN THE INSULATOR. THIS RESULTS IN A VERY HIGH FIELD INTENSITY IN THE CORNER REGION AND BRINGS ABOUT IMPACT IONIZATION AND AVALANCHE DRAIN-DIODE BREAKDOWN. 10

4.4 INVESTIGATION OF DRAIN BREAKDOWN UNDER CONDITIONS OF STRONG CHANNEL INVERSION IN ENHANCEMENT MOS TRANSISTORS

EXPERIMENTAL METHOD. IN ORDER TO EVALUATE THE EXTENT TO WHICH SOFT DRAIN BREAKDOWN OCCURS AND IN ORDER TO CORRELATE IT WITH OTHER SURFACE-RELATED PHENOMENA IN P-CHANNEL ENHANCEMENT MOSFET'S, DRAIN BREAKDOWN CHARACTERISTICS OF BOTH RELATIVELY HIGH- AND LOW-NOISE TRANSISTORS WERE OBTAINED.

USING THE QUAN-TECH MODEL 327 DIODE NOISE ANALYZER, DRAIN BREAKDOWN AND NOISE VOLTAGE VERSUS DRAIN CURRENT CHARACTERISTICS WERE PLOTTED FOR EACH UNIT LIFE-TESTED FOR THRESHOLD VOLTAGE DRIFT. I-V CHARACTERISTICS WERE PLOTTED UP TO AND SLIGHTLY BEYOND THE THRESHOLD OF DRAIN BREAKDOWN.*

NOISE VOLTAGE VERSUS DRAIN CURRENT AT SEVERAL GATE VOLTAGES WAS PLOTTED IN ORDER TO DETERMINE THE EFFECTS OF

* DRAIN BREAKDOWN WAS ARBITRARILY DEFINED AS OCCURRING WHEN THE INSTANTANEOUS SATURATION DRAIN CONDUCTANCE REACHED APPROXIMATELY 100 MICROHMS. THIS LIMIT WAS IMPOSED IN ORDER TO ENSURE THAT NO UNIT EXCEEDED ITS RATED POWER DISSIPATION LEVEL DURING THE ACCOMPANYING NOISE MEASUREMENTS. ALL NOISE MEASUREMENTS MADE AT HIGH DRAIN VOLTAGES WERE ACCOMPLISHED IN THE SHORTEST TIME INTERVAL POSSIBLE WITHOUT SACRIFICING ACCURACY. DUE TO THE CONFIGURATION OF THE NOISE MEASURING INSTRUMENT, IT WAS IMPOSSIBLE TO USE ANY KIND OF HEAT SINK.
VARIATIONS IN CHANNEL DEPTH AND ELECTRIC FIELD INTENSITY ON BOTH THE NOISE INTENSITY AND THE AMOUNT OF BREAKDOWN WHICH TOOK PLACE.

A CURVE TRACER WAS USED TO VISUALLY INVESTIGATE THE EFFECTS OF VARYING \( V_{GS} \) WHEN THE DEVICES WERE OPERATED AT A DRAIN VOLTAGE PRODUCING DRAIN BREAKDOWN.

**Analysis of Breakdown Characteristics.** Differences between the drain breakdown characteristics of high- and low-noise transistors is most easily seen by comparing the high voltage I-V characteristics of several devices biased at the same gate voltage.

Figure 4-2 illustrates the characteristics of five high- and five low-noise type DD07P MOSFET's. Although all of the transistors exhibited various degrees of soft drain breakdown at \( V_{GS} = -5.5 \) volts, three observations are immediately apparent:

1. **All high noise units showed considerably higher saturation drain conductance than did the units having a low noise intensity;**

2. **The breakdown characteristics of the high noise transistors are very soft compared to those with low noise;** and

3. **Some high noise units appear to reach the threshold of drain breakdown at a drain voltage only about half**
Figure 4-2. Drain breakdown characteristics of five high- and five low-noise type DD07P MOSFETs.
OF THAT REQUIRED BY THEIR LOW NOISE COUNTERPARTS.

RECALL THAT DRAIN LEAKAGE MEASUREMENTS CONDUCTED WITH ZERO GATE BIAS CONFIRMED THAT SATURATION DRAIN CONDUCTANCE WAS A STRICTLY SURFACE EFFECT. SINCE THE MAGNITUDE OF $I_{DSS}$ WAS APPROXIMATELY THE SAME FOR BOTH HIGH- AND LOW-NOISE UNITS, IT MAY BE CONCLUDED THAT DRAIN-DIODE LEAKAGE WAS NOT A FACTOR INFLUENCING THE EXTENT OF DRAIN BREAKDOWN OBSERVED. RATHER, IT MAY BE STATED THAT AVALANCHE MULTIPLICATION IN THE CHANNEL—PRIMARILY IN THE DEPLETION REGION BETWEEN THE EXPOP AND THE DRAIN JUNCTION—WAS THE DOMINANT BREAKDOWN MECHANISM WHEN THE TRANSISTORS WERE BIASED WITH STRONGLY INVERTED CHANNELS.

SINCE THE RELATIVE INTENSITY OF 1/F NOISE IS RELATED TO THE SURFACE-STATE DENSITY, NOISE MEASUREMENTS AT CONSTANT DRAIN CURRENT AND GATE VOLTAGE APPEAR TO BE EXCELLENT INDICATORS OF THE EXPECTED "SOFTNESS" OF DRAIN BREAKDOWN. UNIT-TO-UNIT VARIATIONS IN THE CHANNEL SEMICONDUCTOR IMPURITY CONCENTRATION AND/OR SURFACE-STATE DENSITY (BOTH OF WHICH HAVE BEEN SHOWN TO BE RELATED TO THE SATURATION DRAIN CONDUCTANCE) MAY BE RESPONSIBLE FOR THE GREAT DIFFERENCES IN DRAIN CHARACTERISTICS BETWEEN TRANSISTORS WITH RELATIVELY HIGH NOISE AND THOSE WITH RELATIVELY LOW NOISE INTENSITY.

APPENDIX D LISTS NOISE VOLTAGES VERSUS DRAIN CURRENT FOR ALL TRANSISTORS LIFE-TESTED FOR THRESHOLD VOLTAGE DRIFT AND GIVES CORRESPONDING DRAIN VOLTAGES FOR I-V CHARACTERISTICS.
Correlation of 1/F noise with drain breakdown. Figures 4-3 and 4-4 show the noise voltage–drain current characteristics at constant gate voltage for three low- and three high-noise DD07P MOSFET's, respectively. By comparing these curves with the drain characteristics shown in Figure 4-2, it is possible to make four observations:

1. There is an approximate 1/F frequency dependence for the noise voltage over the full range of each I–V characteristic;

2. The noise characteristics are definitely peaked, increasing with the onset of drain breakdown and decreasing with further increases in drain current;

3. The peak noise voltage is lowest in the low noise transistors and occurs at a lower drain current but correspondingly higher drain voltage than for those units having a high noise intensity; and

4. The saturation drain conductance at the threshold of drain breakdown is approximately identical for each unit at the drain current for which its respective noise voltage is a maximum.

The first observation indicates that 1/F noise theory is appropriate, even after drain breakdown has resulted in substantial drain current. However, the peaking and steady decrease in noise voltage following drain breakdown was not
FIGURE 4-3. NOISE VOLTAGE-DRAIN CURRENT CHARACTERISTICS FOR THREE LOW NOISE TYPE DD07P MOSFET'S. $V_{GS} = -5.5V$, AND $V_{DS}$ RANGED FROM $-20$ TO $-78V$. 

**Noise Voltage, in µV, at 10 Hz across 1.0K**

**Noise Voltage at 1 KHz**

DRAIN CURRENT, $-I_D$, IN mA
Figure 4-4. Noise voltage-drain current characteristics for three high noise type DD07P MOSFET's. \( V_{GS} = -5.5 \) V. and \( V_{DS} \) ranged from -20 to -65 V.
EXPECTED, PARTICULARLY IN VIEW OF THE FACT THAT THE NOISE INTENSITY DECREASES WHILE THE DRAIN CURRENT RISES ALMOST EXPONENTIALLY WITH FURTHER INCREASES IN DRAIN VOLTAGE.

THE RAPID INCREASE IN NOISE VOLTAGE AT THE ONSET OF DRAIN BREAKDOWN MAY BE EXPLAINED ON THE BASIS OF THE RELATIONSHIP BETWEEN 1/F NOISE AND CURRENT DENSITY. BY INCREASING $|V_{DS}|$ WITH CONSTANT GATE VOLTAGE, THE EXPOP RECEDES TOWARD THE SOURCE, THEREBY PERMITTING INCREASED DRAIN CURRENT. WHEN THE DRAIN VOLTAGE IS SUFFICIENTLY LARGE, THE TRANSVERSE ELECTRIC FIELD IN THE CHANNEL DEPLETION REGION CAUSES IMPACT IONIZATION RESULTING IN AVALANCHE BREAKDOWN. INCREASED DRAIN CURRENT WITHIN A RELATIVELY CONSTANT CROSS-SECTION OF THE CHANNEL (DUE TO THE CONSTANT GATE VOLTAGE) RESULTS IN INCREASED CURRENT DENSITY AND CORRESPONDINGLY INCREASED 1/F NOISE INTENSITY.


FIGURE 4-5 SHOWS THE NOISE VOLTAGE–DRAIN CURRENT CHARACTERISTICS AT SEVERAL GATE VOLTAGES FOR A SINGLE HIGH NOISE TYPE DD07P MOSFET. IT IS EVIDENT THAT THE PEAK NOISE INTENSITY IS PROPORTIONAL TO THE APPLIED GATE VOLTAGE AND THAT
FIGURE 4-5. NOISE VOLTAGE-DRAIN CURRENT CHARACTERISTICS AT SEVERAL GATE VOLTAGES FOR A SINGLE HIGH NOISE TYPE DD07P MOSFET. UNIT NO. 61.
The peaks occur at successively higher values of drain current with increasing $|V_{GS}|$. This is in excellent agreement with the findings of Hsu$^{11}$ who states that "low frequency noise increases monotonically with negative gate bias on p-channel enhancement MOSFET's"$^{12}$ at the same drain voltage, indicating that "the surface-state density increases toward the edge of the valence band."$^{13}$ It was also found that the surface-state density increased with increased surface potential. Therefore, $1/f$ noise measurements at constant drain current should indicate the relative surface-state density as a function of gate bias.

The third observation—differences in the magnitude of the peak noise voltage between the low noise transistors and those having high noise intensity—may be traced to differences in surface-state density between the various devices. Since $1/f$ noise is directly proportional to surface-state density, it follows that those units having a relatively low noise intensity also possess fewer surface states than high noise transistors.

The fourth observation indicates that excess noise measurements may be used with some degree of accuracy to determine the approximate breakdown voltage of an MOS transistor without actually breaking down the device. Such nondestructive testing could prove invaluable when it is desired to know the breakdown voltage of a device or that
AN ENTIRE MOS INTEGRATED CIRCUIT. THE RELATIVE PEAK VOLTAGE THAT CAN BE SAFELY HANDLED BY A DEVICE COULD BE DETERMINED WITHOUT EXHAUSTIVE MEASUREMENTS WHICH, IF NOT DONE PROPERLY, COULD SUBJECT THE CHIP TO UNUSUALLY HIGH LEVELS OF POWER DISSIPATION.

4.5 INVESTIGATION OF GATE-CONTROLLED DRAIN-DIODE BREAKDOWN UNDER CUTOFF CONDITIONS

EXPERIMENTAL METHOD. DRAIN BREAKDOWN CHARACTERISTICS AT SEVERAL GATE VOLTAGES EXTENDING DOWN BELOW CUTOFF WERE PLOTTED FOR TRANSISTORS HAVING RELATIVELY HIGH- AND RELATIVELY LOW-NOISE INTENSITY. THE QUAN-TECH MODEL 327 DIODE NOISE ANALYZER WAS USED TO OBTAIN I-V CURVES FOR THE TYPE DD07P TRANSISTORS WHICH HAD UNDERGONE 500 HOURS OF BIAS AT 130±5°C. GATE VOLTAGES RANGED FROM $V_{GS} = -8.5$ TO $+1$ VOLT. IN ADDITION, A CURVE TRACER WAS USED TO VISUALLY INVESTIGATE DRAIN-DIODE BREAKDOWN AND TO OBTAIN PICTURES SHOWING EXTREMES IN THIS PHENOMENA BETWEEN HIGH AND LOW NOISE TRANSISTORS.

EXPERIMENTAL RESULTS AND DISCUSSION. FIGURES 4-6 AND 4-7 ILLUSTRATE THE DRAMATIC DIFFERENCE IN DRAIN BREAKDOWN CHARACTERISTICS BETWEEN P-CHANNEL TRANSISTORS HAVING RELATIVELY HIGH- AND LOW-NOISE INTENSITY. FIGURE 4-6 SHOWS THE TYPICAL MODERATE SATURATION DRAIN CONDUCTANCE AND SOFT CHANNEL BREAKDOWN AT INTERMEDIATE AND HIGHLY NEGATIVE GATE VOLTAGES AND THE INCREASINGLY HARDER DRAIN-DIODE BREAKDOWN AT
FIGURE 4-6. PHOTOGRAPH SHOWING THE CURRENT-VOLTAGE DRAIN BREAKDOWN CHARACTERISTICS OF A RELATIVELY LOW NOISE P-CHANNEL ENHANCEMENT MOSFET. HARD DRAIN-DIODE BREAKDOWN IS EVIDENT AT LOW $|V_{GS}|$ AND $V_{DS} = 70$ VOLTS.
Figure 4-7. Photograph showing the current-voltage drain breakdown characteristics of a relatively high noise P-channel enhancement MOSFET. Unusually high saturation drain conductance and very soft breakdown indicates that channel punch-through has occurred.
LOW GATE VOLTAGES FOR A VERY LOW NOISE DEVICE. Figure 4-7 shows the characteristics of a technically poor, high noise MOS transistor.

It is evident that increasing the magnitude of the gate voltage lessens the potential difference between the drain and gate terminals, thereby reducing the electric field intensity in the corner region and softening the breakdown characteristics. On the other hand, as the gate voltage is brought to zero, or even made positive,* the electric field at the semiconductor surface near the drain junction is greatly increased and the breakdown characteristics become very sharp.

The very high saturation drain conductance (which gives the curves in Figure 4-7 the appearance of triode characteristics) found in the relatively high noise transistor is indicative of drain punch-through, whereby the channel depletion region extends from the drain to the source and the drain current is space-charge limited. Frohman-Bentchkowsky and Grove have investigated the mechanisms by which MOS transistors breakdown by the punch-through phenomenon. They have concluded that it is characteristic of devices having short channel lengths and/or unusually low bulk doping.

*The DD07P MOSFET's possessed Zener diode voltage limiting between the gate and source. Application of a positive gate voltage greater than 1V would have drawn too much current through this diode, causing excessive heating.
However, under the assumption that both the semiconductor impurity concentration and channel length were nearly identical for both the high and low noise transistors, and on the basis of the earlier correlation between 1/F noise and surface-state density, there is strong evidence to suggest that conditions at the silicon-silicon dioxide interface are important determining factors in the type of drain breakdown which occurs under a given bias condition. Since saturation drain conductance and 1/F noise are both surface-related, it was concluded that the relative noise intensity was indicative of either soft or hard drain breakdown.

It is customary to design high frequency transistors (including the types DD07P, DD08P, and DD08K MOSFET's used in this research) with relatively short channels. Therefore, 1/F noise measurements may be useful in "weeding out" devices having breakdown characteristics similar to those of figure 4-7.
REFERENCES


2. Ibid., p. 159.

3. Ibid., p. 164.


5. Ibid., p. 266.


10. Ibid., p. 267.


12. Ibid., p. 1457.

13. Ibid., p. 1457.

CHAPTER 5

CONCLUSIONS AND DISCUSSION OF RESULTS

This investigation has found a definite correlation between excess noise intensity and drain breakdown in p-channel enhancement-mode MOS field-effect transistors. In particular, it was found that transistors having relatively low noise intensity exhibited sharper breakdown characteristics at higher drain voltages than devices having high noise. It is believed that the surface-state density is related to the semiconductor impurity concentration and that transistors having low bulk doping and/or high surface-state density may be expected to exhibit high saturation drain conductance and soft breakdown characteristics. Finally, it was concluded that 1/F noise measurements may be used in nondestructive testing to determine the approximate breakdown voltage of individual devices or entire MOS integrated circuits.

Previous investigations have traced the origin of 1/F noise to modulation of surface recombination and have shown that the noise intensity is directly proportional to both the surface-state density and the current density. Measurements of drain current fluctuations at 10Hz and at 1KHz were found to be consistent with 1/F noise theory. The frequency dependence was found to exist over a wide range of operating conditions, including at the onset and follow-
ING DRAIN BREAKDOWN. THEREFORE, 1/F NOISE THEORY WAS
APPLIED IN THIS INVESTIGATION.

RESULTS FROM LIFE-TESTING FOR THRESHOLD VOLTAGE DRIFT
WERE CONSISTENT WITH ACCEPTED THEORY OF IONIC DRIFT IN
THE OXIDE. EXCESS NOISE INTENSITY, PARTICULARLY AT 1KHz,
SHOWED A SUBSTANTIAL INCREASE FOLLOWING NEGATIVE GATE BIAS
AT 130±5°C FOR 500 HOURS. THIS WAS INDICATIVE OF INCREASED
SURFACE-STATE DENSITY AND CONFIRMS THAT CATIONS AT THE Si-
SiO₂ INTERFACE CONTRIBUTE TO AN INCREASE IN THE NUMBER OF
FAST TRAPPING STATES. IT WAS CONCLUDED THAT IONIC DRIFT
NEAR THE SEMICONDUCTOR SURFACE RESULTED IN A LARGE NUMBER
OF SHALLOW TRAPS, THE FAST TIME CONSTANTS OF WHICH ACCOUNTED
FOR AN UNUSUALLY HIGH INCREASE IN NOISE INTENSITY AT HIGHER
FREQUENCIES.

IT IS WELL KNOWN THAT SATURATION DRAIN CONDUCTANCE IS
DIRECTLY PROPORTIONAL TO THE OXIDE THICKNESS AND INDIRECTLY
PROPORTIONAL TO THE SEMICONDUCTOR IMPURITY CONCENTRATION.
CURRENT-VOLTAGE CHARACTERISTICS OF SEVERAL TRANSISTORS SHOWED
THAT HIGH DRAIN CONDUCTANCE CORRESPONDED TO HIGH 1/F NOISE
INTENSITY. THIS ESTABLISHED A CORRELATION BETWEEN DRAIN
CONDUCTANCE, SURFACE-STATE DENSITY, AND THE LEVEL OF BULK
DOPING.

SINCE THERE WAS NO CORRELATION BETWEEN |DSS AND OBSERVED
DIFFERENCES BETWEEN TRANSISTORS HAVING RELATIVELY HIGH AND
LOW NOISE, IT WAS CONCLUDED THAT HIGH SATURATION DRAIN CON-
DUCTANCE IS STRICTLY A SURFACE EFFECT AND THAT THE RELATIVE $1/F$ NOISE INTENSITY MAY BE USED TO CORRELATE DRAIN CONDUCTANCE WITH THE SURFACE-STATE DENSITY.

IT WAS FOUND THAT TRANSISTORS HAVING RELATIVELY HIGH EXCESS NOISE CONSISTENTLY EXHIBITED SOFT DRAIN BREAKDOWN AND HIGH DRAIN CONDUCTANCE WHILE BREAKDOWN IN RELATIVELY LOW NOISE DEVICES UNDER SIMILAR BIAS CONDITIONS WAS ALWAYS SIGNIFICANTLY MORE ABRUPT AND WAS FOUND TO OCCUR AT UP TO TWICE THE DRAIN VOLTAGE.

IN A FEW EXTREME CASES, VERY HIGH NOISE TRANSISTORS BIASED IN CUTOFF SHOWED BREAKDOWN CHARACTERISTICS WHICH WERE INDICATIVE OF PUNCH-THROUGH. IT WAS CONCLUDED THAT DRAIN BREAKDOWN IS RELATED TO THE SEMICONDUCTOR IMPURITY CONCENTRATION AND THE SURFACE-STATE DENSITY AND THAT LOW BULK DOPING AND/OR AN UNUSUALLY HIGH DENSITY OF SURFACE STATES FACILITATES EXPOP RECESSION TOWARD THE SOURCE WHEN THE TRANSISTOR IS OPERATED IN SATURATION.

OF PARTICULAR SIGNIFICANCE WAS THE FACT THAT THE NOISE INTENSITY CONSISTENTLY PEAKED AT THE THRESHOLD OF DRAIN BREAKDOWN AND STEADILY DECREASED WITH INCREASING DRAIN CURRENT. SINCE THE NOISE INTENSITY IS DIRECTLY PROPORTIONAL TO THE CURRENT DENSITY WITHIN THE DEVICE, IT WAS REASONED THAT THE EFFECTIVE CHANNEL DEPTH AT THE DRAIN JUNCTION INCREASES AS IONIZATION PROGRESSES FOLLOWING THE ONSET OF DRAIN BREAKDOWN. THIS MAY BE EXPLOITED IN NON-
DESTRUCTIVE TESTING OF MOS DEVICES, INCLUDING ENTIRE MOS INTEGRATED CIRCUITS, BY MEASURING THE RELATIVE 1/F NOISE INTENSITY TO DETERMINE THE APPROXIMATE DRAIN BREAKDOWN VOLTAGE WITHOUT ACTUALLY BREAKING DOWN THE DEVICE.

IN CONCLUSION, AN EXCEPTIONALLY HIGH 1/F NOISE INTENSITY IS INDICATIVE OF A HIGH SURFACE-STATE DENSITY AND/OR LOW SEMICONDUCTOR IMPURITY CONCENTRATION. MOS TRANSISTORS HAVING RELATIVELY LOW NOISE INTENSITY MAY BE EXPECTED TO EXHIBIT LOW SATURATION DRAIN CONDUCTANCE AND SHARP DRAIN BREAKDOWN CHARACTERISTICS AT HIGHER DRAIN VOLTAGES THAN HIGH NOISE DEVICES.
APPENDIX A

THE INFLUENCE OF DEVICE PARAMETERS ON THE MOS SATURATION DRAIN CONDUCTANCE

Frohman-Bentchkowsky and Grove\textsuperscript{1} and others\textsuperscript{2,3} have investigated the drain conductance of MOS transistors in the saturation region and have found it to be "a sensitive function of the oxide thickness as well as the substrate impurity concentration."\textsuperscript{4} The following is a model presented which evaluates the saturation drain conductance of an N-channel MOS transistor on the basis of device parameters.

The drain voltage at the onset of saturation may be expressed as\textsuperscript{5}

\[
V_{DSAT} = V_G - V_{FB} - 2\phi_F + \frac{K_s \varepsilon_0 \varphi C_B}{C_o^2} \cdot \left[ 1 - \sqrt{1 + 2C_o^2 \frac{V_G - V_{FB}}{K_s \varepsilon_0 \varphi C_B}} \right]
\]

where \(C_B\) = impurity concentration of the substrate
\(C_o\) = \(K_0 \varepsilon_0 / x_0\) = capacitance of the oxide per unit area
\(K_o, K_s\) = dielectric constants of the oxide and semiconductor, respectively
\(V_G\) = MOS transistor gate voltage
\(V_{FB}\) = flat-band voltage
\(\varphi\) = magnitude of electronic charge
\(x_o\) = thickness of the oxide
\(\varepsilon_0\) = permittivity of free space
\(\varphi_F\) = Fermi potential in the substrate
THE CORRESPONDING DRAIN CURRENT WHEN THE DRAIN VOLTAGE IS GREATER THAN $V_{DSAT}$ IS GIVEN BY $6$

$$\frac{I_{DSAT}}{V_D = V_{DSAT}} = \frac{I_{DSAT}^*}{1 - \Delta L/L} \quad A-2$$

WHERE $I_{DSAT}^*$ IS THE DRAIN CURRENT WHEN $V_D < V_{DSAT}$, $L$ IS THE EFFECTIVE LENGTH OF THE INVERTED CHANNEL BEFORE SATURATION, $\Delta L$ IS THE LENGTH BY WHICH THE CHANNEL IS SHORTENED WHEN THE EXPOP HAS MOVED TOWARD THE SOURCE, AND WHERE IT IS ASSUMED THAT AN INCREASE IN DRAIN CURRENT AFTER THE ONSET OF SATURATION IS ATTRIBUTED ENTIRELY TO A REDUCTION OF CHANNEL LENGTH. IF THE EXPOP RECEDES ONLY SLIGHTLY AND $\Delta L \ll L$,

$$I_{DSAT} \approx I_{DSAT}^* \quad A-3$$

OVER A WIDE RANGE OF DRAIN VOLTAGES IN THE SATURATION REGION OF THE CURRENT-VOLTAGE CHARACTERISTICS.

THE LENGTH OF THE CHANNEL DEPLETION REGION BETWEEN THE EXPOP AND THE DRAIN JUNCTION IS GIVEN BY $7$

$$\Delta L = \frac{V_D - V_{DSAT}}{\varepsilon_T} \quad A-4$$

WHERE $V_D$ IS THE POTENTIAL AT THE DRAIN, $V_{DSAT}$ IS THE POTENTIAL AT THE EXPOP, AND WHERE $\varepsilon_T$, THE AVERAGE TRANSVERSE ELECTRIC FIELD IN THE CHANNEL DEPLETION REGION, IS COMPOSED OF COMPONENTS ASSOCIATED WITH THE FOLLOWING:
1. The electric field due to the fixed charge in the reverse biased drain-to-substrate P-N junction;

2. The fringing electric field due to the drain-to-gate potential drop, \( V_D - V_G' \); and

3. The fringing electric field due to the potential difference \( V_G' - V_{DSAT} \) between the gate and the substrate and may be expressed as

\[
\varepsilon_T = \left( \frac{1}{K} \right)^{\frac{1}{2}} + \frac{5K_0}{K_S x_o} (V_D - V_G') + \frac{\xi K_0}{K_S x_o} (V_G' - V_{DSAT})
\]

where \( V_G' = V_G + Q_{SS}/C_o \) is the effective gate voltage

\( Q_{SS} = \text{fixed surface-state charge density per unit area} \)

\( 5, \xi = \text{field-fringing factors experimentally found to be 0.2 and 0.6, respectively} \)

and where

\[
K = \left( \frac{2K_0\varepsilon_o}{\mathcal{G} C_o} \right)^{\frac{1}{2}}
\]

is a constant inversely proportion to the substrate impurity concentration.

After substituting for \( \varepsilon_T \) in equation A-4, the length of the depletion region is given by

\[
\Delta L = K(V_D - V_{DSAT})^{\frac{1}{2}} + K_S x_o \frac{(V_D - V_{DSAT})}{K_0 \alpha(V_D - V_G') + \beta(V_G' - V_{DSAT})}
\]

A-7
which expresses $\Delta L$ by the sum of two semi-autonomous terms. The first is an inverse function of the semiconductor impurity concentration (based on the expression for $K$) and the second is directly proportional to the oxide thickness. Accordingly, there are two limiting cases which emphasize the dependencies of the saturation drain conductance on the device parameters.

**Case 1.** $x_0 \gg K(V_D - V_{DSAT})^{1/2}$. With the assumption of a high substrate impurity concentration, thick oxide layer, or both, the reduction in channel length becomes

$$\Delta L \approx K(V_D - V_{DSAT})^{1/2}$$  \hspace{1cm} (A-8)

and the saturation drain conductance due to a differential reduction in channel length from equation 1-1 becomes

$$g_{dsat} \approx \frac{Kg_{dsat}^*}{2L(1 - \Delta L/L)^2 \cdot (V_D - V_{DSAT})^{1/2}}$$  \hspace{1cm} (A-9)

which is dependent only on the level of bulk doping, $C_B$.

It is evident that the small-signal saturation drain conductance increases as the square-root of the impurity concentration decreases. This agrees well with results found by Crawford $^{14}$ who has expressed the length of the channel depletion region as a function of $V_T$, the threshold voltage, and the donor impurity concentration $^{15}$

$$\Delta L = \sqrt{\frac{2\varepsilon_S [V_D - (V_G - V_T)]}{\varepsilon^N_D}}$$  \hspace{1cm} (A-10)
CASE 2. $x_0 \ll K(V_D - V_{DSAT})^{1/2}$. With low bulk doping, thin oxide, or both, $\Delta L$ is given by

$$\Delta L \approx \frac{K_S x_0}{K_0} \frac{(V_D - V_{DSAT})}{\alpha(V_D - V_{G'}) + \beta(V_{G'} - V_{DSAT})}$$

AND THE CORRESPONDING SMALL-SIGNAL SATURATION DRAIN CONDUCTANCE IS EXPRESSED AS

$$g_{DSAT} = \frac{K_S x_0}{K_0 L} \frac{(\beta - \alpha)(V_{G'} - V_{DSAT})}{[\alpha(V_D - V_{G'}) + \beta(V_{G'} - V_{DSAT})]^2} \cdot \frac{1^{DSAT^*}}{(1 - \Delta L/L)^2}$$

WHICH IS A FUNCTION OF THE OXIDE THICKNESS ONLY. IT IS EVIDENT THAT VARIATIONS IN THE OXIDE THICKNESS PRODUCE DIRECT VARIATIONS IN DRAIN CONDUCTANCE. THE TERM $x_0$ IS THEREFORE SLIGHTLY MORE DOMINANT AN INFLUENCING FACTOR THAN $C_B$. 
REFERENCES


5 Ibid., p. 108.

6 Ibid., p. 109.

7 Ibid., p. 109.

8 Ibid., p. 110.

9 Ibid., p. 109.

10 Ibid., p. 110.

11 Ibid., p. 110.

12 Ibid., p. 110.

13 Ibid., p. 110.


15 Ibid., p. 35.


17 Ibid., p. 110.
APPENDIX B

A DERIVATION OF THE EQUATION OF THE SPECTRAL INTENSITY OF THE SHORT-CIRCUIT DRAIN CURRENT FLUCTUATIONS IN METAL-OXIDE-SEMICONDUCTOR TRANSISTORS

The origin of excess noise in MOS transistors can be traced to "conduction channel charge density fluctuations caused by the modulation of surface potential due to random occupancy of surface states." Hsu has undertaken a derivation of the 1/f noise spectral intensity of p-channel enhancement MOSFET's based on modulation of surface-state density with the following five assumptions:

1. Only a one-dimensional problem is considered for carrier distribution at the field-induced depletion region.

2. The surface states are uniformly distributed in space and in energy at the central portion of the silicon forbidden gap.

3. Since the oxide thickness is on the order of 600 to 2000Å, and since it has been shown that the great majority of surface states reside within no more than 20Å from the Si-SiO₂ interface, all surface states are located at the surface or interface of the oxide and silicon substrate.

4. The relaxation time of free holes and electrons inside the surface depletion region is negligibly small compared to that of the surface states.

5. For a p-channel MOSFET, when the surface is inverted, the free hole concentration is very large while the free electron density is negligibly small in the conduction channel. Therefore, the surface states act as trapping centers instead of recombination centers.
Using the gain-loss process of Burgess\textsuperscript{5,6} and of van Vliet and Fassett,\textsuperscript{7} the rate that surface states of energy \( E \), located at a distance \( x \) into the silicon dioxide layer, gain holes can be expressed as\textsuperscript{8}

\[
G = c \left[ \eta_s \eta_T(E) + \eta_{Si} \eta_T(E) \right] A \Delta E \Delta x \quad B-1
\]

where \( A \) = effective area of the gate

\( \eta_T(E) \) = number of empty surface states at energy \( E \)

and located at a distance \( x \) from the \( Si-SiO_2 \) interface

\( \eta_{Si} \) = free electron concentration at the surface when the Fermi level is at the surface-state level

\( \rho_s \) = hole density in the inverted channel of a p-channel enhancement MOSFET

and where \( C \) is the hole capture probability of surface states, a function of energy and distance into the oxide and strongly dependent on the location of the trapping center, which may be expressed as\textsuperscript{9}

\[
c = c_s e^{-\alpha x} \quad B-2
\]

Here \( c_s \) is the capture probability at a distance \( x = 0 \) from the \( Si-SiO_2 \) interface and the factor \( \alpha \) is given by\textsuperscript{10}

\[
\alpha = \frac{4\pi}{\hbar} \sqrt{2m^*E_B} \quad B-3
\]

where \( E_B \) = energy barrier to be tunneled by holes

\( \hbar \) = Planck's constant

\( m^* \) = effective mass of a hole
IF THE CAPTURE PROBABILITY OF ELECTRONS IS ASSUMED TO BE THE SAME AS THAT FOR HOLES, THEN THE RATE THAT THE SURFACE STATES OF ENERGY $E$ LOSE HOLES AT A DISTANCE $X$ INTO THE OXIDE IS GIVEN BY

$$R = c \left[ \eta_s \rho_s(E) + \rho_{\tau}(E) \right] A \Delta E \Delta x \quad \text{B-4}$$

WHERE $\eta_s =$ ELECTRON DENSITY IN THE INVERTED CHANNEL OF A P-CHANNEL ENHANCEMENT MOSFET

$\rho_{\tau}(E) =$ FREE HOLE CONCENTRATION AT THE SURFACE WHEN THE FERMI LEVEL IS AT THE SURFACE-STATE LEVEL

$\rho_{\tau}(E) =$ DENSITY OF TRAPPED HOLES AT ENERGY $E$ AND LOCATED AT A DISTANCE $X$ FROM THE SI-SI$O_2$ INTERFACE

THE TIME CONSTANT FOR THE SURFACE-STATE OCCUPANCY FLUCTUATION, OBTAINED BY DIFFERENTIATING EQUATIONS B-1 AND B-4 WITH RESPECT TO THE NUMBER OF HOLES IN THE SURFACE STATES ($\rho_{\tau} A \Delta E \Delta x$), IS GIVEN BY

$$\tau = \frac{1}{c \left[ \rho_{\tau 0} + \eta_{\tau 0} + \rho_{\tau 1} + \eta_{\tau 0} \right]} \quad \text{B-5}$$

WHERE $\rho_{\tau 0}$ AND $\eta_{\tau 0}$ ARE THE STEADY-STATE VALUES OF $\rho_{\tau}$ AND $\eta_{\tau}$, RESPECTIVELY.

WHEN THE SURFACE IS INVERTED, ASSUMPTION (5) REDUCES THE EXPRESSION FOR $\tau$ TO

$$\tau = \frac{1}{c (\rho_{\tau 0} + \eta_{\tau 0})} \quad \text{B-6}$$
"The variance of the fluctuation of the total number of occupied surface states in an energy $\Delta E$ and at a distance $\Delta x$ is given by $G_0\tau_1^{14}$ where $G_0$ is the steady-state rate of formation of trapping centers (the rate of gaining holes) which is assumed to be equal to $R_0$, the steady-state rate of losing holes. In the inversion region of a p-channel enhancement MOSFET virtually all surface states can be thought of as trapping centers and the variance of the trapped hole density fluctuation is $^{15}$

$$\text{VAR } \rho_t = \frac{N_T \tau_0 \rho_E \gamma_{(5)}}{(\rho_E + \gamma_{(5)})^2}$$

where $N_T$ is the density of surface states per cm$^3$ per ev.

The spectral intensity of the trapped hole density fluctuation must be evaluated over a length $l$ from the Si-SiO$_2$ interface and over all possible energy levels and is given by $^{16}$

$$S_{\rho_t}(\omega) = \int_{-\infty}^{\infty} \int_0^l \frac{4\text{VAR } \rho_t A \tau}{1 + (\omega \tau)^2} \; dx dE$$

After substituting for $\text{VAR } \rho_t$ and $\tau$, and after evaluating the double integral, the spectral intensity of the trapped hole density fluctuation may be expressed in the form $^{17}$

$$S_{\rho_t}(\omega) = \frac{4kT \tan T(E)}{\omega} \left[ \tan^{-1} \omega T_s e^{\frac{\omega}{\alpha T}} - \tan^{-1} \omega T_s \right]$$
WHERE $N_T(E)$ IS THE COMBINED DENSITY OF FREE HOLES AND ELECTRONS IN CM$^{-3}$/EV AND WHERE $\gamma_s$ IS THE TIME CONSTANT OF THE SURFACE STATES LOCATED RIGHT AT THE OXIDE-SEMICONDUCTOR INTERFACE.

The flow of mobile charge in the channel is dependent on the transconductance, $G_m$, the oxide capacitance per unit area, $C_O$, and on the effective area of the gate, $A$, and is given by

\[
\left[ \frac{\varphi G_m}{A C_O} \right] = \left[ \frac{(\text{Coul.})(\text{Coul.}^2/\text{Joule} \cdot \text{Sec.})}{(\text{cm}^2)(\text{Coul.}^2/\text{Joule} \cdot \text{cm}^2)} \right] = \left[ \frac{(\text{Coul.}^3/\text{Joule} \cdot \text{sec.})}{(\text{Coul.}^2/\text{Joule})} \right] = \frac{\text{Coul.}}{\text{sec.}} \quad \text{B-10}
\]

Which is in units of current.

Charge density fluctuation causing a variation in the surface potential results in drain current fluctuations in the drain circuit. These may be observed as noise. Therefore, the spectral intensity of the short-circuit drain current fluctuations may be expressed as

\[
S_i(\omega) = \left[ \frac{\varphi G_m}{A C_O} \right]^2 \cdot S_{\varphi T}(\omega) = \overline{i_{df}^2} \quad \text{B-11}
\]

WHERE $\overline{i_{df}^2}$ IS THE MEAN-SQUARED CURRENT FLUCTUATION.

The nature of the frequency dependence of the noise spectral intensity is determined by evaluating the expansion of the arctangent terms in equation B-9.
**CASE 1.** VERY LOW FREQUENCY: \( \omega \tau_s \leq 1 \). After substituting for \( \mathcal{N} \), \( m^* \), \( E_g = 4eV, \ell \approx 20\,\AA \), and solving for in equation B-3, \( \varepsilon_g^1 \approx 10^{17} \). Then, if \( \omega \tau_s \varepsilon_g^1 \) is assumed to be less than unity, \( (\omega \tau_s \varepsilon_g^1)^2 \ll 1 \). The appropriate expansion for the arctangent terms in equation B-9 when \( x^2 < 1 \) (where \( x = \omega \tau_s \varepsilon_g^1 \)), is given by 20

\[
\tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \ldots - \ldots \quad B-12
\]

Substituting for \( x \) in equation B-12 gives the following partial series expansion for the bracketed term in equation B-9:

\[
\left[ \omega \tau_s \varepsilon_g^1 - \left( \frac{\omega \tau_s \varepsilon_g^1}{3} \right)^3 + \ldots \right] - \left[ \frac{\omega \tau_s - (\omega \tau_s)^3}{3} + \ldots \right] \quad B-13
\]

After neglecting the small terms, the spectral intensity of the short-circuit drain current fluctuations at low frequencies is given by 21

\[
S_i(\omega) = \left[ \frac{2GM}{AC_0} \right]^2 \frac{4kT \tan(\tau_g \varepsilon_g^1)}{\alpha}(\varepsilon_g^1 - 1) \quad B-14
\]

In which it is evident that very low frequency noise is without frequency dependence and is probably white. This is in excellent agreement with other noise theories. 22, 23 Furthermore, since \( \tau_g \approx 10^{-9} \) second, it is apparent that the flat noise spectrum begins at \( f < 10^{-9} \)Hz. Since this is far lower than it is possible to measure, the lower limit of frequency-dependent noise will no doubt remain a purely theoretical limit.
Case 2. Intermediate Frequency: $\omega \tau_s < 1 < \omega \tau_{seal}$.

The expansion for $\tan^{-1}(x)$ when $x > 1$ (where $x = \omega \tau_{seal}$) is given by

$$\tan^{-1}(x) = \frac{\pi}{2} - \frac{1}{x} + \frac{1}{3x^3} - \frac{1}{5x^5} + \ldots$$  B-15

With $\varepsilon^{al} = 10^{17}$, $\omega \tau_s$ remains much less than unity. Therefore, substituting $\omega \tau_{seal}$ for $x$ in Equation B-15 and $\omega \tau_s$ for $x$ in Equation B-12 gives the following partial series expansion for the arctangent terms in Equation B-9:

$$\left[ \frac{\pi}{2} - \frac{1}{\omega \tau_s \varepsilon^{al} + \ldots} \right] - \left[ \omega \tau_s - \frac{(\omega \tau_s)^3}{3} + \ldots \right]$$  B-16

After neglecting the small terms, the spectral intensity of the short-circuit drain current fluctuations at intermediate frequencies is given by

$$S_i(\omega) = \left[ \frac{g_{GM}}{AC_0} \right]^2 \cdot \frac{k \tan^{-1}(E)}{\alpha f}$$  B-17

which is inversely proportional to frequency. With $\tau_s \approx 10^{-9}$ second, the full range of "1/F" noise is within $10^{-9} < f < 10^8$. Measurements made at ten cycles and at one kilocycles were therefore well within the accepted range of frequencies. As for Equation B-14, the noise intensity is directly proportional to the surface-state density. This fact has been used to correlate saturation drain conductance with 1/F noise intensity in this research.
CASE 3. HIGH FREQUENCY: $\omega \tau_s > 1$. USING THE EXPRESSION OF EQUATION B-15 FOR BOTH $\omega \tau_s e^{\alpha \ell}$ AND $\omega \tau_s$ GIVES THE FOLLOWING PARTIAL SERIES EXPANSION FOR THE ARCTANGENT TERMS IN EQUATION B-9:

$$\left[ \frac{\pi}{2} - \frac{1}{\omega \tau_s e^{\alpha \ell}} + \cdots \cdots \right] - \left[ \frac{\pi}{2} - \frac{1}{\omega \tau_s} + \cdots \cdots \right] \quad B-18$$

FROM WHICH THE SPECTRAL INTENSITY OF THE SHORT-CIRCUIT DRAIN CURRENT FLUCTUATIONS AT HIGH FREQUENCIES MAY BE GIVEN BY$^{26}$

$$S_i(\omega) = \left[ \frac{\alpha GM}{AC_0} \right]^2 \cdot \frac{4kT \tan \left( \frac{E}{\alpha} \right)}{\alpha \omega^2 \gamma_s} (1 - e^{\alpha \ell}) \quad B-19$$

HIGH FREQUENCY NOISE IS THEREFORE EXPECTED TO BE INVERSELY PROPORTIONAL TO THE SQUARE OF THE FREQUENCY AT WHICH IT IS MEASURED AND, AS WITH THE NOISE INTENSITY AT INTERMEDIATE AND LOW FREQUENCIES, IS DIRECTLY PROPORTIONAL TO THE SURFACE-STATE DENSITY.
REFERENCES


2 Ibid., pp. 1451-59.

3 Ibid., p. 1451.


10 Ibid., p. 1453.


12 Ibid., p. 847.


16 Ibid., p. 1453.

17 Ibid., p. 1453.


24. OP. CIT., TABLES, P. 433.


26. IBID., P. 1453.
APPENDIX C

THRESHOLD VOLTAGE DRIFT
IN P-CHANNEL ENHANCEMENT MOSFETS

**Specifications**

<table>
<thead>
<tr>
<th></th>
<th>DD07P</th>
<th>DD08K</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Noise Units</td>
<td>56 57 77</td>
<td>103 109 110</td>
</tr>
<tr>
<td></td>
<td>79 80</td>
<td>112 121</td>
</tr>
<tr>
<td>High Noise Units</td>
<td>45 47 48</td>
<td>102 104 105</td>
</tr>
<tr>
<td></td>
<td>60 61</td>
<td>114 120</td>
</tr>
<tr>
<td>Rated VGS Gate-to-Source</td>
<td>-30V.</td>
<td>±70V.</td>
</tr>
<tr>
<td>Zener Diode Protected</td>
<td></td>
<td>No Gate Protection</td>
</tr>
<tr>
<td>Applied VGS Gate-to-Source</td>
<td>-25V.</td>
<td>-50V.</td>
</tr>
<tr>
<td>Drain, Source, and Substrate Shorted</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Oven Temperature</td>
<td>130±5°C</td>
<td>130±5°C</td>
</tr>
<tr>
<td>Time Duration</td>
<td>500 HOURS</td>
<td>500 HOURS</td>
</tr>
</tbody>
</table>

Connection Diagram

![Connection Diagram](image)

**Figure C-1.** Connection diagram for biasing p-channel MOS transistors for negative threshold voltage drift.
LIFE-TEST DATA FOR DD07P

- VT1  THRESHOLD VOLTAGE AS OF 6/25/73
- VT2  THRESHOLD VOLTAGE AS OF 7/17/73

<table>
<thead>
<tr>
<th>UNIT NO.</th>
<th>VT1</th>
<th>VT2</th>
<th>ΔVT</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>VOLTS</td>
<td>VOLTS</td>
<td>%</td>
</tr>
<tr>
<td>56</td>
<td>4.60</td>
<td>4.72</td>
<td>2.61</td>
</tr>
<tr>
<td>57</td>
<td>4.51</td>
<td>4.63</td>
<td>2.66</td>
</tr>
<tr>
<td>77</td>
<td>4.49</td>
<td>4.59</td>
<td>2.23</td>
</tr>
<tr>
<td>79</td>
<td>4.56</td>
<td>4.64</td>
<td>1.75</td>
</tr>
<tr>
<td>80</td>
<td>4.70</td>
<td>4.81</td>
<td>2.34</td>
</tr>
<tr>
<td>45</td>
<td>4.52</td>
<td>4.76</td>
<td>5.32</td>
</tr>
<tr>
<td>47</td>
<td>4.58</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>48</td>
<td>4.44</td>
<td>4.58</td>
<td>3.16</td>
</tr>
<tr>
<td>60</td>
<td>4.87</td>
<td>5.20</td>
<td>6.78</td>
</tr>
<tr>
<td>61</td>
<td>4.62</td>
<td>4.95</td>
<td>7.15</td>
</tr>
</tbody>
</table>

* UNIT FAILED DURING BIAS AT ELEVATED TEMPERATURE

INTERPRETATION OF DATA

MEAN -VT1 = 4.59V.  STANDARD DEVIATION = 0.037V.
MEAN -VT2 = 4.63V.  STANDARD DEVIATION = 0.196V.

ABSOLUTE DIFFERENCE BETWEEN MEANS: 0.04V.

STANDARD ERROR OF THE DIFFERENCE BETWEEN MEANS: 0.0887V.

Since the absolute difference between means is less than the standard error of the difference between means, it can be concluded that there was no significant change in threshold voltage for type DD07P MOSFET's after bias at 130±5°C for 500 hours.
Life-Test Data for DDO8K

- $V_{T1}$ Threshold Voltage as of 6/25/73
- $V_{T2}$ Threshold Voltage as of 7/17/73

<table>
<thead>
<tr>
<th>UNIT NO.</th>
<th>$V_{T1}$ VOLTS</th>
<th>$V_{T2}$ VOLTS</th>
<th>$% \Delta V_T$</th>
</tr>
</thead>
<tbody>
<tr>
<td>103</td>
<td>4.27</td>
<td>4.59</td>
<td>7.50</td>
</tr>
<tr>
<td>109</td>
<td>4.17</td>
<td>4.55</td>
<td>9.11</td>
</tr>
<tr>
<td>110</td>
<td>4.19</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>112</td>
<td>4.21</td>
<td>4.50</td>
<td>6.88</td>
</tr>
<tr>
<td>121</td>
<td>4.31</td>
<td>4.61</td>
<td>6.95</td>
</tr>
<tr>
<td>102</td>
<td>4.11</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>104</td>
<td>3.82</td>
<td>4.26</td>
<td>11.5</td>
</tr>
<tr>
<td>105</td>
<td>4.16</td>
<td>4.66</td>
<td>12.0</td>
</tr>
<tr>
<td>114</td>
<td>4.15</td>
<td>5.13</td>
<td>23.6</td>
</tr>
<tr>
<td>120</td>
<td>4.17</td>
<td>4.76</td>
<td>14.1</td>
</tr>
</tbody>
</table>

* Unit failed during bias at elevated temperature

Interpretation of Data

Mean $-V_{T1} = 4.16V$. Standard Deviation = 0.044V.

Mean $-V_{T2} = 4.62V$. Standard Deviation = 0.073V.

Absolute difference between means: 0.46V.

Standard error of the difference between means: 0.0945V.

Since three times the standard error of the difference between means is less than the absolute difference between means, the population after threshold voltage drift has less than 0.27% chance of being part of the original population. Therefore, it can be concluded that the type DDO8K MOSFET's showed substantial negative threshold voltage drift after bias at 130±5°C for 500 hours.
APPENDIX D

EXCESS NOISE-DRAIN CURRENT MEASUREMENTS
AT CONSTANT GATE VOLTAGE

**Specifications**

<table>
<thead>
<tr>
<th></th>
<th>DD07P</th>
<th>DD08K</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low Noise Units</td>
<td>56 57 77</td>
<td>103 109 110</td>
</tr>
<tr>
<td></td>
<td>79 80</td>
<td>112 121</td>
</tr>
<tr>
<td>High Noise Units</td>
<td>45 47 48</td>
<td>102 104 105</td>
</tr>
<tr>
<td></td>
<td>60 61</td>
<td>114 120</td>
</tr>
<tr>
<td>Rated VGS Gate-to-Source</td>
<td>-30V.</td>
<td>±70V.</td>
</tr>
<tr>
<td>Zener Diode Protected</td>
<td>No Gate Protection</td>
<td></td>
</tr>
<tr>
<td>Applied VGS Gate-to-Source</td>
<td>-5.5V.</td>
<td>-5.5V.</td>
</tr>
<tr>
<td>Rated IDS Drain-to-Source VGS = VDS = -15V.</td>
<td>-44.0mA</td>
<td>-44.0mA</td>
</tr>
<tr>
<td>Max. Applied IDS VGS = -5.5V. VDS Variable VSSub = 0V.</td>
<td>-8.0mA</td>
<td>-8.0mA</td>
</tr>
<tr>
<td>Rated Dissipation TA = 25°C</td>
<td>225mW</td>
<td>225mW</td>
</tr>
<tr>
<td>Ambient Temperature</td>
<td>25±5°C</td>
<td>25±5°C</td>
</tr>
<tr>
<td>Instantaneous gdsat at Drain Breakdown</td>
<td>100 MHos</td>
<td>100 MHos</td>
</tr>
</tbody>
</table>

**Connection Diagram**

Refer to Figure 3-1 on page 42 of text.
## EXCESS NOISE-DRAIN CURRENT DATA FOR DDO7P MOSFETS (6/25/73)

**Noise Voltage in Volts at Indicated Drain Currents and Specified Frequencies**

<table>
<thead>
<tr>
<th>UNIT NO.</th>
<th>0.5mA 10Hz VDS</th>
<th>1.0mA 10Hz VDS</th>
<th>1.5mA 10Hz VDS</th>
<th>0.5mA 1KHz VDS</th>
<th>1.0mA 1KHz VDS</th>
<th>1.5mA 1KHz VDS</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>44  5.7 15.5</td>
<td>69  8.2 24.0</td>
<td>100  10 30.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>42  5.4 13.0</td>
<td>63  8.2 23.5</td>
<td>79   11 30.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>48</td>
<td>35  5.5  6.5</td>
<td>66  8.5 14.0</td>
<td>76   9.8 21.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td>72  7.2 19.5</td>
<td>110 11 26.0</td>
<td>120  12 29.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>61</td>
<td>47  6.0 13.5</td>
<td>76  8.2 20.5</td>
<td>92   9.2 25.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td>28  6.6 39.0</td>
<td>47  10 58.0</td>
<td>60   11 68.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>31  6.3 36.5</td>
<td>49  9.5 60.0</td>
<td>66   12 70.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>77</td>
<td>31  6.0 22.5</td>
<td>51  9.8 44.5</td>
<td>77   12 54.0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>79</td>
<td>28  6.3 34.0</td>
<td>44  8.7 57.0</td>
<td>52   12 69.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>80</td>
<td>31  6.6 44.0</td>
<td>47  9.5 64.5</td>
<td>50   11 72.0</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2.0mA</th>
<th>3.0mA</th>
<th>4.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>130  14 35.0</td>
<td>140  17 41.5</td>
</tr>
<tr>
<td>47</td>
<td>110  13 36.0</td>
<td>130  16 43.0</td>
</tr>
<tr>
<td>48</td>
<td>130  14 33.5</td>
<td>125  14 33.0</td>
</tr>
<tr>
<td>60</td>
<td>130  14 33.5</td>
<td>140  18 36.0</td>
</tr>
<tr>
<td>61</td>
<td>120  13 29.0</td>
<td>125  14 33.0</td>
</tr>
<tr>
<td>56</td>
<td>70   11 70.0</td>
<td>60   10 75.5</td>
</tr>
<tr>
<td>57</td>
<td>60   12 71.0</td>
<td>62   11 78.0</td>
</tr>
<tr>
<td>77</td>
<td>62   11 65.0</td>
<td>55   10 74.5</td>
</tr>
<tr>
<td>79</td>
<td>73   13 76.5</td>
<td>60   10 80.0</td>
</tr>
<tr>
<td>80</td>
<td>60   12 77.0</td>
<td>54   10 81.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6.0mA</th>
<th>8.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>100   15  53.0</td>
</tr>
<tr>
<td>47</td>
<td>70    13  58.0</td>
</tr>
<tr>
<td>48</td>
<td>100   16  46.0</td>
</tr>
<tr>
<td>60</td>
<td>100   16  46.5</td>
</tr>
<tr>
<td>61</td>
<td>95    15  52.0</td>
</tr>
<tr>
<td>56</td>
<td>17    4.2  83.5</td>
</tr>
<tr>
<td>57</td>
<td>13    2.8  87.0</td>
</tr>
<tr>
<td>77</td>
<td>13    3.4  80.5</td>
</tr>
<tr>
<td>79</td>
<td>12    3.5  84.0</td>
</tr>
<tr>
<td>80</td>
<td>11    2.6  84.0</td>
</tr>
</tbody>
</table>
EXCESS NOISE-DRAIN CURRENT DATA FOR DD07P MOSFETS (7/17/73)

Noise voltage in Volts at indicated drain currents and specified frequencies

<table>
<thead>
<tr>
<th>Unit No.</th>
<th>0.5mA</th>
<th>1.0mA</th>
<th>1.5mA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10Hz</td>
<td>1KHz</td>
<td>10Hz</td>
</tr>
<tr>
<td>45</td>
<td>90</td>
<td>45</td>
<td>22.5</td>
</tr>
<tr>
<td>47</td>
<td>60</td>
<td>50</td>
<td>7.0</td>
</tr>
<tr>
<td>56</td>
<td>80</td>
<td>60</td>
<td>39.5</td>
</tr>
<tr>
<td>57</td>
<td>80</td>
<td>60</td>
<td>38.0</td>
</tr>
<tr>
<td>77</td>
<td>60</td>
<td>45</td>
<td>23.5</td>
</tr>
<tr>
<td>79</td>
<td>60</td>
<td>45</td>
<td>36.0</td>
</tr>
<tr>
<td>80</td>
<td>80</td>
<td>60</td>
<td>47.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>2.0mA</th>
<th>3.0mA</th>
<th>4.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>210</td>
<td>120</td>
<td>39.0</td>
</tr>
<tr>
<td>47</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>48</td>
<td>210</td>
<td>160</td>
<td>30.0</td>
</tr>
<tr>
<td>60</td>
<td>210</td>
<td>160</td>
<td>34.0</td>
</tr>
<tr>
<td>61</td>
<td>130</td>
<td>100</td>
<td>33.0</td>
</tr>
<tr>
<td>56</td>
<td>210</td>
<td>160</td>
<td>73.0</td>
</tr>
<tr>
<td>57</td>
<td>200</td>
<td>160</td>
<td>76.5</td>
</tr>
<tr>
<td>77</td>
<td>210</td>
<td>150</td>
<td>65.0</td>
</tr>
<tr>
<td>79</td>
<td>200</td>
<td>160</td>
<td>76.5</td>
</tr>
<tr>
<td>80</td>
<td>210</td>
<td>150</td>
<td>78.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>6.0mA</th>
<th>8.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>45</td>
<td>205</td>
<td>100</td>
</tr>
<tr>
<td>47</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>48</td>
<td>240</td>
<td>170</td>
</tr>
<tr>
<td>60</td>
<td>240</td>
<td>190</td>
</tr>
<tr>
<td>61</td>
<td>120</td>
<td>90</td>
</tr>
<tr>
<td>56</td>
<td>32</td>
<td>16</td>
</tr>
<tr>
<td>57</td>
<td>24</td>
<td>15</td>
</tr>
<tr>
<td>77</td>
<td>26</td>
<td>19</td>
</tr>
<tr>
<td>79</td>
<td>22</td>
<td>18</td>
</tr>
<tr>
<td>80</td>
<td>32</td>
<td>17</td>
</tr>
</tbody>
</table>
### EXCESS NOISE-DRAIN CURRENT DATA FOR DDO8K MOSFETS (6/25/73)

**Noise Voltage in μVolts at Indicated Drain Currents and Specified Frequencies**

<table>
<thead>
<tr>
<th>UNIT NO.</th>
<th>0.5mA</th>
<th>1.0mA</th>
<th>1.5mA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10Hz</td>
<td>1KHz</td>
<td>-VDS</td>
</tr>
<tr>
<td>102</td>
<td>55</td>
<td>6.4</td>
<td>0.60</td>
</tr>
<tr>
<td>104</td>
<td>30</td>
<td>5.2</td>
<td>1.00</td>
</tr>
<tr>
<td>105</td>
<td>50</td>
<td>4.8</td>
<td>5.00</td>
</tr>
<tr>
<td>114</td>
<td>36</td>
<td>4.4</td>
<td>7.50</td>
</tr>
<tr>
<td>120</td>
<td>55</td>
<td>4.7</td>
<td>18.0</td>
</tr>
<tr>
<td>103</td>
<td>50</td>
<td>5.3</td>
<td>25.0</td>
</tr>
<tr>
<td>109</td>
<td>55</td>
<td>5.5</td>
<td>9.50</td>
</tr>
<tr>
<td>110</td>
<td>55</td>
<td>5.3</td>
<td>20.0</td>
</tr>
<tr>
<td>112</td>
<td>45</td>
<td>5.0</td>
<td>8.00</td>
</tr>
<tr>
<td>121</td>
<td>40</td>
<td>5.2</td>
<td>16.5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>2.0mA</th>
<th>3.0mA</th>
<th>4.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>130</td>
<td>20</td>
<td>56.0</td>
</tr>
<tr>
<td>104</td>
<td>110</td>
<td>12</td>
<td>30.5</td>
</tr>
<tr>
<td>105</td>
<td>120</td>
<td>17</td>
<td>58.0</td>
</tr>
<tr>
<td>114</td>
<td>100</td>
<td>18</td>
<td>74.5</td>
</tr>
<tr>
<td>120</td>
<td>125</td>
<td>16</td>
<td>75.0</td>
</tr>
<tr>
<td>103</td>
<td>76</td>
<td>12</td>
<td>74.5</td>
</tr>
<tr>
<td>109</td>
<td>84</td>
<td>13</td>
<td>38.0</td>
</tr>
<tr>
<td>110</td>
<td>110</td>
<td>10</td>
<td>69.0</td>
</tr>
<tr>
<td>112</td>
<td>100</td>
<td>12</td>
<td>47.0</td>
</tr>
<tr>
<td>121</td>
<td>95</td>
<td>13</td>
<td>72.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>6.0mA</th>
<th>8.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>145</td>
<td>20</td>
</tr>
<tr>
<td>104</td>
<td>140</td>
<td>15</td>
</tr>
<tr>
<td>105</td>
<td>140</td>
<td>16</td>
</tr>
<tr>
<td>114</td>
<td>155</td>
<td>18</td>
</tr>
<tr>
<td>120</td>
<td>120</td>
<td>13</td>
</tr>
<tr>
<td>103</td>
<td>32</td>
<td>4.7</td>
</tr>
<tr>
<td>109</td>
<td>15</td>
<td>5.1</td>
</tr>
<tr>
<td>110</td>
<td>40</td>
<td>4.3</td>
</tr>
<tr>
<td>112</td>
<td>14</td>
<td>3.9</td>
</tr>
<tr>
<td>121</td>
<td>12</td>
<td>8.1</td>
</tr>
</tbody>
</table>
## EXCESS NOISE-DRAIN CURRENT DATA FOR DDO8K MOSFETS (7/17/73)

**Noise Voltage in Volts at Indicated Drain Currents and Specified Frequencies**

<table>
<thead>
<tr>
<th>UNIT NO.</th>
<th>0.5mA</th>
<th>1.0mA</th>
<th>1.5mA</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>10Hz</td>
<td>1KHz</td>
<td>-VDS</td>
</tr>
<tr>
<td>102</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>104</td>
<td>100</td>
<td>80</td>
<td>5.50</td>
</tr>
<tr>
<td>105</td>
<td>110</td>
<td>100</td>
<td>13.0</td>
</tr>
<tr>
<td>114</td>
<td>130</td>
<td>110</td>
<td>10.5</td>
</tr>
<tr>
<td>120</td>
<td>120</td>
<td>90</td>
<td>34.0</td>
</tr>
<tr>
<td>103</td>
<td>100</td>
<td>90</td>
<td>27.5</td>
</tr>
<tr>
<td>109</td>
<td>100</td>
<td>90</td>
<td>11.0</td>
</tr>
<tr>
<td>110</td>
<td>100</td>
<td>80</td>
<td>23.0</td>
</tr>
<tr>
<td>112</td>
<td>90</td>
<td>55</td>
<td>9.00</td>
</tr>
<tr>
<td>121</td>
<td>100</td>
<td>60</td>
<td>19.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>2.0mA</th>
<th>3.0mA</th>
<th>4.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>104</td>
<td>250</td>
<td>200</td>
</tr>
<tr>
<td>105</td>
<td>270</td>
<td>210</td>
</tr>
<tr>
<td>114</td>
<td>300</td>
<td>220</td>
</tr>
<tr>
<td>120</td>
<td>270</td>
<td>200</td>
</tr>
<tr>
<td>103</td>
<td>180</td>
<td>120</td>
</tr>
<tr>
<td>109</td>
<td>200</td>
<td>130</td>
</tr>
</tbody>
</table>

**UNIT DEFECTIVE AT HIGHER DRAIN CURRENTS**

| 110    | **    | **    | **    |
| 112    | 210   | 160   | 46.5  |
| 121    | 120   | 90    | 73.0  |

<table>
<thead>
<tr>
<th>6.0mA</th>
<th>8.0mA</th>
</tr>
</thead>
<tbody>
<tr>
<td>102</td>
<td>*</td>
</tr>
<tr>
<td>104</td>
<td>250</td>
</tr>
<tr>
<td>105</td>
<td>200</td>
</tr>
<tr>
<td>114</td>
<td>210</td>
</tr>
<tr>
<td>120</td>
<td>140</td>
</tr>
<tr>
<td>103</td>
<td>48</td>
</tr>
<tr>
<td>109</td>
<td>30</td>
</tr>
<tr>
<td>110</td>
<td>**</td>
</tr>
<tr>
<td>112</td>
<td>21</td>
</tr>
<tr>
<td>121</td>
<td>32</td>
</tr>
</tbody>
</table>
Fig. D-1. Current-voltage characteristics for a relatively low noise DD07P MOSFET. Drain-diode breakdown is evident when the device is biased in cutoff. Unit no. 44.
FIGURE D-2. CURRENT-VOLTAGE CHARACTERISTICS FOR A RELATIVELY HIGH NOISE DD07P MOSFET. HIGH SATURATION DRAIN CONDUCTANCE AND EVIDENCE OF DRAIN PUNCH-THROUGH WERE TYPICAL OF SUCH HIGH NOISE TRANSISTORS. UNIT NO. 69.
APPENDIX E

DRAIN LEAKAGE CURRENT MEASUREMENTS

DEFINITION OF $I_{DSS}$

The short-circuit drain leakage current, $I_{DSS}$, of P-channel enhancement MOSFET’s is defined at $V_{DS} = -10$ volts and $V_{GS} = V_{SSUB} = 0$ volts. It is a measure of the leakage around the entire drain-to-substrate P-N junction and is usually no more than a few nanoamperes ($10^{-9}$ amperes) in most enhancement-mode devices.

EXPERIMENTAL METHOD

In order to assess the possible effects of drain leakage on the saturation I-V characteristics of P-channel enhancement MOSFET’s and in order to correlate this leakage with changes in the surface-state density and other characteristics of the Si-SiO$_2$ interface, measurements of $I_{DSS}$ were conducted on all units life-tested for threshold voltage drift, both before and after bias at 130±5°C for 500 hours.

Figure E-1 shows a simplified schematic of the General Radio Type 1230-A DC Amplifier and Electrometer which was used to measure $I_{DSS}$ for the units tested. The instrument consisted of variable resistors $R_A$ (adjustable from $10^4$ to $10^{11}$ ohms in eight orders of magnitude) and $R_B$ (preset for voltage measurements) and Electrometer tube $V_1$ connected as
Figure E-1. Simplified schematic of a General Radio Type 1230-A DC Amplifier and Electrometer and external DC supply used to measure $I_{DSS}$ of p-channel enhancement MOSFET's. Tube V1 was connected as a three-stage, direct-coupled, voltage amplifier which, due to the common-cathode configuration, provided an input resistance greater than $10^{14}$ ohms and which drove meter M1. Due to the extremely high transconductance of the electrometer amplifier, voltage variations across $R_A$ (adjustable between $10^4$ and $10^{11}$), produced essentially identical variations across $R_B$. The leakage current produced a potential drop across terminals 1 and 2 and was found to be $(E_1 - E_2)/R_A$. 
A three-stage, direct-coupled, cathode-follower which drove a 1mA meter and which provided an input resistance greater than $10^{14}$ ohms (open-grid). Tube $V_1$ was treated with General Electric Dri-Film SC-87 and all insulation was teflon for low leakage. A special shielded enclosure was used to cover the test jig and all measurements were conducted within a shielded room at a temperature of 25±5°C with not more than 30% humidity.

Two six-volt nickel-cadmium batteries and a potentiometer were used to provide the proper drain bias. The MOSFET under test was connected with gate, source and substrate to the wiper-arm of the potentiometer and with the drain to the terminal 1 voltage input of the meter.

When measuring $I_{DSS}$, the leakage current which flows develops a voltage across input resistance $R_A$. Since the overall transconductance of the electrometer amplifier was so great, any voltage change across cathode resistance $R_B$ was essentially the same as that across $R_A$ and was read directly on the meter. The unknown leakage current was then found from $(E_1 - E_2)/R_A$, where $R_A$ was adjusted to provide a large deflection on the 100mV scale of meter $M_1$.

Drain leakage current ($I_{DSS}$) measurements for ten type DD07P and ten type DD08K MOSFET's is listed on the following pages.
### Drain Leakage Data for DD07P MOSFET's

<table>
<thead>
<tr>
<th>Unit No.</th>
<th>( I_{DSS1} ) (( \mu A ))</th>
<th>( I_{DSS2} ) (( \mu A ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>56</td>
<td>1000</td>
<td>4000</td>
</tr>
<tr>
<td>57</td>
<td>1000</td>
<td>4200</td>
</tr>
<tr>
<td>77</td>
<td>1100</td>
<td>4300</td>
</tr>
<tr>
<td>79</td>
<td>1000</td>
<td>4300</td>
</tr>
<tr>
<td>80</td>
<td>900</td>
<td>4100</td>
</tr>
<tr>
<td>45</td>
<td>1100</td>
<td>3900</td>
</tr>
<tr>
<td>47</td>
<td>1600</td>
<td>4300</td>
</tr>
<tr>
<td>48</td>
<td>1000</td>
<td>4000</td>
</tr>
<tr>
<td>60</td>
<td>1200</td>
<td>4200</td>
</tr>
<tr>
<td>61</td>
<td>1100</td>
<td>4100</td>
</tr>
</tbody>
</table>
# Drain Leakage Data for DD08K MOSFET's

<table>
<thead>
<tr>
<th>Unit No.</th>
<th>$I_{DSS1}$</th>
<th>$I_{DSS2}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>103</td>
<td>1200</td>
<td>4900</td>
</tr>
<tr>
<td>109</td>
<td>1100</td>
<td>4800</td>
</tr>
<tr>
<td>110</td>
<td>900</td>
<td>60 $\mu $A*</td>
</tr>
<tr>
<td>112</td>
<td>800</td>
<td>4600</td>
</tr>
<tr>
<td>121</td>
<td>900</td>
<td>4700</td>
</tr>
<tr>
<td>102</td>
<td>1100</td>
<td>6 $\mu $A*</td>
</tr>
<tr>
<td>104</td>
<td>1600</td>
<td>4600</td>
</tr>
<tr>
<td>105</td>
<td>1100</td>
<td>4500</td>
</tr>
<tr>
<td>114</td>
<td>1600</td>
<td>4400</td>
</tr>
<tr>
<td>120</td>
<td>1400</td>
<td>4900</td>
</tr>
</tbody>
</table>

*Units 102 and 110 failed during bias at 130±5°C for 500 hours.*
FIGURE F-1. PHOTOGRAPH SHOWING THE PRINCIPAL INSTRUMENTS USED IN THIS RESEARCH. AT CENTER ON TOP: DIGITAL MULTIMETER (FLUKE, MODEL 8000-A) AND ELECTRONIC VOLTMETER (GENERAL RADIO, TYPE 1808-A). LEFT TO RIGHT: TRANSISTOR CURVE TRACER (TETRONIX, TYPE 527 WITH ADAPTOR FOR P-CHANNEL MOS TRANSISTORS AND SHOWING TYPICAL CURRENT-VOLTAGE CHARACTERISTICS ON SCREEN); DC AMPLIFIER AND ELECTROMETER (GENERAL RADIO, TYPE 1230-A WITH SHIELDED ENCLOSURE AND TEST JIG NOT VISIBLE); AND DIODE NOISE ANALYZER (QUAN-TECH LABORATORIES, MODEL 327). FRONT, AT CENTER: VARIABLE BIAS POTENTIOMETER FOR GATE CIRCUIT.
BIBLIOGRAPHY


2. BELL, D. A., "PRESENT KNOWLEDGE OF 1/F NOISE," THE INSTITUTE OF ELECTRICAL ENGINEERS, FROM EXTRACTS FROM THE CONFERENCE ON PHYSICAL ASPECTS OF NOISE IN ELECTRONIC DEVICES AT NOTTINGHAM, ENGLAND ON SEPTEMBER 11-13, 1968.


1963- 1. BOLTAKS, B. I., DIFFUSION IN SEMICONDUCTORS. NEW YORK: ACADEMIC PRESS, 1963. TRANSLATION.


3. PETERSON, ARNOLD P., HANDBOOK OF NOISE MEASUREMENT. GENERAL RADIO COMPANY, WEST CONCORD, MASS. 1963.


