Experimental and theoretical evaluation of in-depth damage distribution in sawn silicon wafers

Srinivasamurthy Devayajanam
New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/dissertations

Part of the Materials Science and Engineering Commons

Recommended Citation

This Dissertation is brought to you for free and open access by the Electronic Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Dissertations by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.
Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be “used for any purpose other than private study, scholarship, or research.” If a user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of “fair use” that user may be liable for copyright infringement.

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation

Printing note: If you do not wish to print this page, then select “Pages from: first page # to: last page #” on the print dialog screen
The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.
ABSTRACT

EXPERIMENTAL AND THEORETICAL EVALUATION OF IN-DEPTH DAMAGE DISTRIBUTION IN SAWN SILICON WAFERS

by

Srinivasamurthy Devayajanam

As-sawn silicon wafers have surface damage that needs to be removed before any further processing into solar cells. This damage distribution can vary with cutting parameters such as wire size, slurry particle/diamond grit size, and wire usage. To date, there is no simple way to measure the degree of damage, damage depth, and damage distribution. But, this information is needed by the wafer manufacturers as well as solar cell manufacturers.

A technique based on sequential etching of silicon wafers and minority carrier lifetime ($\tau_{\text{eff}}$) measurements is used to determine damage depth. In this technique, samples are sequentially etched to remove thin layers from each surface and minority carrier lifetime is measured after each etch step. Lifetime increases after each layer of damage is removed and reaches a plateau once the damage is totally removed. The thickness-removed at which the lifetime reaches a peak value corresponds to the damage depth. An accurate measurement of $\tau_{\text{eff}}$ requires corrections to optical reflection, and transmission from silicon wafers to account for changes in the surface morphology and in the wafer thickness. This technique also allows the in-depth distribution of the damage to be quantified in terms of surface recombination velocity (SRV).

Although this method is routinely used at the National Renewable Energy Laboratory to measure damage depth, determination of damage distribution from these data requires an accurate model that converts the minority carrier lifetime data into carrier
recombination distribution. Continuity equation for excess minority carrier density (Δn) is solved for the material of interest (silicon wafer with surface damage layer), and carrier concentration is integrated and normalized to match the normalized lifetime vs thickness removed curve. A simplified model for determining the recombination distribution within a wafer having surface damage is presented. Potential improvements for this model are discussed.
EXPERIMENTAL AND THEORETICAL EVALUATION OF IN-DEPTH DAMAGE DISTRIBUTION IN SAWN SILICON WAFERS

by
Srinivasamurthy Devayajanam

A Dissertation
Submitted to the Faculty of
New Jersey Institute of Technology
in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Materials Science and Engineering

Interdisciplinary Program in Materials Science and Engineering

January 2016
APPROVAL PAGE

EXPERIMENTAL AND THEORETICAL EVALUATION OF IN-DEPTH DAMAGE DISTRIBUTION IN SAWN SILICON WAFERS

Srinivasamurthy Devayajanam

Dr. Nuggehalli M. Ravindra, Dissertation Advisor
Professor, Department of Physics
Director, Interdisciplinary Program in Materials Science & Engineering, NJIT

Dr. Bhushan Sopori, Dissertation Co-Advisor
Principal Engineer, National Renewable Energy Laboratory, Golden, CO

Dr. Anthony Fiory, Committee Member
Consultant, Department of Physics, NJIT

Dr. Eon Soo Lee, Committee Member
Assistant Professor, Department of Mechanical and Industrial Engineering, NJIT

Dr. Siva P.V. Nadimpalli, Committee Member
Assistant Professor, Department of Mechanical and Industrial Engineering, NJIT
BIOGRAPHICAL SKETCH

Author: Srinivasamurthy Devayajanam

Degree: Doctor of Philosophy

Date: January 2016

Undergraduate and Graduate Education:

- Doctor of Philosophy in Materials Science and Engineering
  New Jersey Institute of Technology, Newark, NJ, 2016

- Master of Science in Physics
  Jawaharlal Nehru Technological University, Hyderabad, Andhra Pradesh, India, 2006

- Bachelor of Science
  Osmania University, Hyderabad, Andhra Pradesh, India, 2003

Major: Materials Science and Engineering

Selected Presentations and Publications:


Sopori, B., Guhabiswas, D., Rupnowski, P., Shet, S., Devayajanam, S., Moutinho, H. and N. M.Ravindra, (2011, October 4-7). Characterization of grains in multi-
crystalline Si wafers using an optical reflectance technique, Paper presented at the MRS Photovoltaic Materials and Manufacturing Issues II, Denver, CO.


Dedicated to my mother, Lalitha Kumari Devayajanam
and father, (Late) Venkata Rama Charyulu Devayajanam
ACKNOWLEDGEMENTS

I would like to express my sincere gratitude to my advisor, Dr. Nuggehalli M. Ravindra, at the New Jersey Institute of Technology, Newark, NJ and co-advisor, Dr. Bhushan Sopori, at the National Renewable Energy Laboratory, Golden, CO for their invaluable guidance and constant encouragement given to me throughout this research work. I thank my committee members: Dr. Anthony Fiory, Dr. Eon-Soo Lee and Dr. Siva P.V. Nadimpalli for actively participating in my dissertation committee and providing constructive criticism and valuable suggestions at all stages of this research work.

I acknowledge the support from the collaborative research program between New Jersey Institute Technology and National Renewable Energy Laboratory through which funding for this study and my research assistantship is sponsored.

I express my gratitude to my colleagues, Dr. Prakash Basnyat, Dr. Peter Rupnowski, Dr. Vishal Mehta, Dr. Sudhakar Shet, Dr. Vinay Budhraja, Dr. Debraj Guhabiswas, and Dr. Satosh Sahoo for their help and support during this research work.

I am thankful to my uncle Mr. Krishna Prasad Agnihotram for his unwavering support and Mr. Manohar Madeppa, Mr.Nagaraju Kalal for their friendship.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INTRODUCTION</td>
</tr>
<tr>
<td>1.1</td>
<td>Silicon Sawing</td>
</tr>
<tr>
<td>1.2</td>
<td>Surface and In-depth Damage Caused by Sawing</td>
</tr>
<tr>
<td>1.2.1</td>
<td>Roughness</td>
</tr>
<tr>
<td>1.2.2</td>
<td>Morphology or Phase Transformation</td>
</tr>
<tr>
<td>1.2.3</td>
<td>Micro-Cracks</td>
</tr>
<tr>
<td>1.2.4</td>
<td>Periodic Features or Striations</td>
</tr>
<tr>
<td>1.2.5</td>
<td>Stress and Dislocations</td>
</tr>
<tr>
<td>1.3</td>
<td>Need for the In-depth Damage Evaluation</td>
</tr>
<tr>
<td>2</td>
<td>LITERATURE REVIEW</td>
</tr>
<tr>
<td>2.1</td>
<td>Angle Polishing</td>
</tr>
<tr>
<td>2.2</td>
<td>Electron Microscopy</td>
</tr>
<tr>
<td>2.3</td>
<td>Photoluminescence</td>
</tr>
<tr>
<td>2.4</td>
<td>Lasers</td>
</tr>
<tr>
<td>2.5</td>
<td>Fracture Mechanics</td>
</tr>
<tr>
<td>2.6</td>
<td>Electrical Characterization</td>
</tr>
<tr>
<td>3</td>
<td>EXPERIMENTAL METHODS AND TECHNIQUES</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS
(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 Optical Microscopy</td>
<td>29</td>
</tr>
<tr>
<td>3.2 Optical Surface Profiling</td>
<td>32</td>
</tr>
<tr>
<td>3.3 Contact Surface Profiling</td>
<td>36</td>
</tr>
<tr>
<td>3.4 Taper Etching and μw-PCD Imaging</td>
<td>39</td>
</tr>
<tr>
<td>3.5 Photoluminescence</td>
<td>40</td>
</tr>
<tr>
<td>3.6 Minority Carrier Lifetime</td>
<td>41</td>
</tr>
<tr>
<td>4 SEQUENTIAL ETCHING AND MINORITY CARRIER LIFETIME</td>
<td>45</td>
</tr>
<tr>
<td>4.1 Wafer Preparation</td>
<td>45</td>
</tr>
<tr>
<td>4.2 Etching</td>
<td>46</td>
</tr>
<tr>
<td>4.3 Changes in Reflectance and Transmittance</td>
<td>49</td>
</tr>
<tr>
<td>4.4 Minority Carrier Lifetime</td>
<td>51</td>
</tr>
<tr>
<td>4.5 Photoluminescence</td>
<td>56</td>
</tr>
<tr>
<td>5 THEORETICAL MODEL FOR EVALUATION OF IN-DEPTH DAMAGE</td>
<td>58</td>
</tr>
<tr>
<td>5.1 Introduction</td>
<td>58</td>
</tr>
<tr>
<td>5.2 Theoretical Model</td>
<td>59</td>
</tr>
<tr>
<td>5.3 Results and Discussion</td>
<td>63</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6 CONCLUSIONS</td>
<td>69</td>
</tr>
<tr>
<td>REFERENCES</td>
<td>70</td>
</tr>
</tbody>
</table>
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.1 Material Property Values of n-type Si DCW Wafer Quarters Etched for Different Times</td>
<td>65</td>
</tr>
<tr>
<td>5.2 Material Property Values of p-type Si DCW Wafer Quarters Etched for Different Times</td>
<td>67</td>
</tr>
</tbody>
</table>
LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Illustrations of SWC and DWC sawing techniques</td>
<td>3</td>
</tr>
<tr>
<td>1.2</td>
<td>Optical and SEM images showing lower and higher magnification images of the saw patterns/marks in DWC-Resin cut, slurry cut, and DWC-Nickel cut wafers</td>
<td>4</td>
</tr>
<tr>
<td>1.3</td>
<td>Illustration of a single grain indentation in silicon, also showing various crack types</td>
<td>5</td>
</tr>
<tr>
<td>1.4</td>
<td>SEM images showing surface roughness in (a) lower and (b) higher magnification. (c) Schematic of surface roughness and various terms associated</td>
<td>7</td>
</tr>
<tr>
<td>1.5</td>
<td>Raman spectra of crystalline silicon wafer surfaces indented with various indenters (of varying indenter angle Φ) at various maximum loads</td>
<td>9</td>
</tr>
<tr>
<td>1.6</td>
<td>AFM images of (a) SWC wafer and (b) DWC wafer</td>
<td>10</td>
</tr>
<tr>
<td>1.7</td>
<td>Raman spectra of (a) chipped-off region (b) a smooth groove</td>
<td>11</td>
</tr>
<tr>
<td>1.8</td>
<td>A cross-sectional TEM image of a diamond cut sample showing formation of dislocation loops that are about 1 μm deep and a layer of amorphous phase going to a depth of 0.8 μm</td>
<td>12</td>
</tr>
<tr>
<td>1.9</td>
<td>(a) Illustrations of single cell modules with different crack positions intitated manually, (b) change in cell parameters with respect to the crack position (note- Crack locations are numbered and described in the same figure)</td>
<td>13</td>
</tr>
<tr>
<td>1.10</td>
<td>SEM image of an as-sawn silicon wafer sample showing micro-cracks propagating into the wafer bulk (scale 2 μm)</td>
<td>13</td>
</tr>
<tr>
<td>1.11</td>
<td>Optical scanner images of (a) DWC wire cut and (b) SWC wire cut mc-silicon wafers</td>
<td>14</td>
</tr>
<tr>
<td>1.12</td>
<td>3D Laser confocal microscope map of as sawn wafer surface cut by reciprocating wire saw (note-feature height scan is shown next to the map in the same image for reference)</td>
<td>15</td>
</tr>
<tr>
<td>2.1</td>
<td>Optical microscope images of angle polished and defect etched (a) DWC and (b) SWC wafers</td>
<td>18</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>2.2</td>
<td>Box plots of crack depth as a function of crystal orientation</td>
<td>19</td>
</tr>
<tr>
<td>2.3</td>
<td>(a) Sub-surface crack density distribution at a given area on wafer surface, (b) Distribution of crack density occurrence compared at three different locations on a given wafer surface (IM= wire entry point, MM= center of the wafer, OM= wire exit point, ( c_{\text{max}} = \text{critical subsurface damage depth} ))</td>
<td>19</td>
</tr>
<tr>
<td>2.4</td>
<td>TEM micrographs of as-sawn DWC wafer surfaces cut with diamond grit impregnated in (a) electroplated grit binder, (b) Resin grit binder</td>
<td>20</td>
</tr>
<tr>
<td>2.5</td>
<td>SEM micrographs of oxidized, etched wafer surfaces showing (a) Dislocation loops generated because of heavier mechanical damage imparted by the wire sawing, (b) Stacking faults generated because of lighter mechanical damage induced by the lapping process</td>
<td>21</td>
</tr>
<tr>
<td>2.6</td>
<td>Photoluminescence line scans across the 156mm x 156mm wafer surface</td>
<td>22</td>
</tr>
<tr>
<td>2.7</td>
<td>Band-to-band (top row) and defect band (bottom row) PL images of sister wafers after each cell fabrication step</td>
<td>23</td>
</tr>
<tr>
<td>2.8</td>
<td>Raman laser scattering images of silicon wafers of same final thickness but with different sub-surface damage conditions, (a) #320 diamond grit, coarse grinding damage (wafer A), and #2000 diamond grit, fine grinding damage removal of (b) 10( \mu )m, and (c) 30( \mu )m</td>
<td>23</td>
</tr>
<tr>
<td>2.9</td>
<td>(a) Temporal profiles of laser induced ultrasonic signals in silicon wafers with varying SSD (#1-1.65( \mu )m, #2-1.89( \mu )m, #3-2.23( \mu )m), (b) Plot showing empirical relation between experimental (points) and ratio of amplitudes of compression and rarefaction phases of the LIU signal</td>
<td>24</td>
</tr>
<tr>
<td>2.10</td>
<td>2D Raman spectra of (a) CMP, (b) CP, and (c) as-sawn SWC wafer cross-sections, (d) Raman shift depth profiles extracted from the 2D spectra, (RED line- as-sawn SWC, BLACK line- CMP, BLUE line-CP)</td>
<td>25</td>
</tr>
<tr>
<td>2.11</td>
<td>Theoretical (red x marks) and experimental strength distributions of as-sawn, and etched silicon wafers</td>
<td>26</td>
</tr>
<tr>
<td>2.12</td>
<td>Change in surface photo voltage as a function of thickness removed from one side of the silicon wafer</td>
<td>27</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>2.13</td>
<td>Minority carrier lifetime measured vs depth of damage layer removed from each side of the silicon wafer (plots of various polycrystalline wafers cut using SWC and DWC methods are shown)</td>
<td>28</td>
</tr>
<tr>
<td>3.1</td>
<td>Illustration of sample preparation method for optical microscopy, contact and optical profilometry. (Note- L shaped Scribing marks for reference, and dashed lines represent locations from where the Dektak scans are obtained. Colored squares are arbitrary locations chosen for optical microscopy)</td>
<td>30</td>
</tr>
<tr>
<td>3.2</td>
<td>Optical microscope images (at 10x magnification) of a DWC wafer (thick wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min</td>
<td>31</td>
</tr>
<tr>
<td>3.3</td>
<td>Optical microscope images (at 10x magnification) of a DWC wafer (thick wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min</td>
<td>31</td>
</tr>
<tr>
<td>3.4</td>
<td>Optical microscope images (at 10x magnification) of a DWC wafer (thin wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min</td>
<td>31</td>
</tr>
<tr>
<td>3.5</td>
<td>Optical microscope images (at 50x magnification) of a DWC wafer (thin wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min</td>
<td>32</td>
</tr>
<tr>
<td>3.6</td>
<td>Optical profilometer images of DWC wafer (wire/grit size: 120/12-25 μm) surface in (a) as-sawn (b) 2 min etched and (c) 4 min etched condition</td>
<td>34</td>
</tr>
<tr>
<td>3.7</td>
<td>Optical profilometer images of DWC wafer (wire/grit size: 100/10-20 μm) surface in (a) as-sawn (b) 2 min etched and (c) 4 min etched condition</td>
<td>35</td>
</tr>
<tr>
<td>3.8</td>
<td>Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces. (Cutting wire/grit size - 100/10-20 μm)</td>
<td>36</td>
</tr>
<tr>
<td>3.9</td>
<td>Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces. (Cutting wire/grit size - 120/12-25 μm)</td>
<td>37</td>
</tr>
<tr>
<td>3.10</td>
<td>Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces over a groove produced by sawing. (Cutting wire/grit size - 100/10-20 μm)</td>
<td>38</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>3.11</td>
<td>Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces at a different area on the sample used in Figure 3.9. (Cutting wire/grit size - 120/12-25 µm)</td>
<td>39</td>
</tr>
<tr>
<td>3.12</td>
<td>Microwave PCD image of an as-sawn wafer surface after taper etching in 115 solution</td>
<td>40</td>
</tr>
<tr>
<td>3.13</td>
<td>Photoluminescence images of (a) partially etched wafer quarter surface and, (b) fully etched wafer quarter surface (damage removed completely). Both the samples are cleaned in piranha solution, HF dipped and passivated in Iodine-Ethanol solution</td>
<td>41</td>
</tr>
<tr>
<td>3.14</td>
<td>Wafer-lifetime tool used for the evaluation of minority carrier lifetime</td>
<td>42</td>
</tr>
<tr>
<td>3.15</td>
<td>Illustration of ideal curve of change in $\tau_{\text{eff}}$ as a function of damage layer thickness removed from each surface of the wafer</td>
<td>43</td>
</tr>
<tr>
<td>3.16</td>
<td>Lifetime as a function of thickness removed from one side of a DWC wafer (Dashed line representing the damage depth of approximately 8.25 µm)</td>
<td>44</td>
</tr>
<tr>
<td>4.1</td>
<td>Illustration of sample preparation method for the damage depth evaluation, and location of minority carrier lifetime measurement region (marked in circles)</td>
<td>46</td>
</tr>
<tr>
<td>4.2</td>
<td>Bar chart representation of sample thickness removed and etch rates vs etch time</td>
<td>47</td>
</tr>
<tr>
<td>4.3</td>
<td>Etch rate as a function of etch time for three batches of DWC wafers cut under different sawing conditions</td>
<td>48</td>
</tr>
<tr>
<td>4.4</td>
<td>Reflectance spectra of crystalline silicon wafers cut under different conditions</td>
<td>49</td>
</tr>
<tr>
<td>4.5</td>
<td>Reflectance spectra of DWC cut crystalline silicon wafer etched for different times</td>
<td>50</td>
</tr>
<tr>
<td>4.6</td>
<td>Reflectance spectra of a thin (145 µm) DWC cut crystalline silicon wafer etched for different times (from 2Q1 to 3Q4 in 0.5 min increments in etch time, removing approximately 1 µm at a time)</td>
<td>51</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>4.7</td>
<td>Minority carrier lifetime measurements performed on sequentially etched DWC cut crystalline silicon wafer quarters. Samples are etched for different times (a) 0.5 min (b) 1 min, (c) 1.5 min, (d) 2 min (Continued)……………</td>
<td>52</td>
</tr>
<tr>
<td>4.7 (Continued)</td>
<td>Minority carrier lifetime measurements performed on sequentially etched DWC cut crystalline silicon wafer quarters. Samples are etched for different times (e) 3 min, (f) 4 min, (g) 5 min and (h) 6 min…………………………………………………………</td>
<td>53</td>
</tr>
<tr>
<td>4.8</td>
<td>Minority carrier lifetime vs thickness removed plot of DWC cut crystalline silicon wafer quarters. Samples are etched for different times (etch times mentioned in the caption of Figure 4.7 )………………………………………………………………</td>
<td>54</td>
</tr>
<tr>
<td>4.9</td>
<td>Minority carrier lifetime vs thickness removed plot of DWC cut crystalline silicon wafer quarters from three different ingots (#179, #181, and #167). Samples are etched for different times (etch times mentioned in Figure 4.7 caption)………………………………………………………………</td>
<td>55</td>
</tr>
<tr>
<td>4.10</td>
<td>Lifetime vs thickness removed plot of DWC cut wafer wire/grit size (80/6-12 µm)………………………………………………………………</td>
<td>55</td>
</tr>
<tr>
<td>4.11</td>
<td>PL images of wafer quarters etched in one minute incremental time steps (for 1, 2, 3 and 4 minutes) (in the order Q1 to Q4) (Current through laser diodes is mentioned in Amps and exposure in seconds)……………………</td>
<td>56</td>
</tr>
<tr>
<td>4.12</td>
<td>PL images of wafer quarters etched in one minute incremental time steps (for 5, 6, 7, and 8 minutes) (in the order Q1 to Q4) (Current through laser diodes is mentioned in Amps and exposure in seconds)……………………</td>
<td>57</td>
</tr>
<tr>
<td>5.1</td>
<td>Illustration of layered model of the surface damage on a silicon wafer……...</td>
<td>60</td>
</tr>
<tr>
<td>5.2</td>
<td>An illustration of a silicon wafer sample illuminated from one side……...</td>
<td>61</td>
</tr>
<tr>
<td>5.3</td>
<td>Change in excess carrier density as a function of etch depth and location in the sample………………………………………………………………</td>
<td>64</td>
</tr>
<tr>
<td>5.4</td>
<td>Normalized excess carrier density and lifetime plot as a function of thickness removed from each surface (n type 150 µm thick wafer)……...</td>
<td>65</td>
</tr>
</tbody>
</table>
LIST OF FIGURES
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.5</td>
<td>66</td>
</tr>
<tr>
<td>Normalized excess carrier density and lifetime plot as a function of thickness removed from each surface (p type 200 ( \mu \text{m} ) thick wafer)</td>
<td>66</td>
</tr>
<tr>
<td>5.6</td>
<td>68</td>
</tr>
<tr>
<td>Illustration of Excess carrier density as a function of depth in silicon wafer for a three layer model (A bulk layer and a damage layer on each side of it), red colored parts of the curve illustrate the minority carrier concentration profiles in the damaged layers</td>
<td>68</td>
</tr>
</tbody>
</table>
**LIST OF SYMBOLS**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\alpha$</td>
<td>Absorption coefficient</td>
</tr>
<tr>
<td>$\tau$</td>
<td>Minority carrier lifetime</td>
</tr>
<tr>
<td>$\Phi$</td>
<td>Light flux</td>
</tr>
<tr>
<td>$\Omega$</td>
<td>Resistivity</td>
</tr>
<tr>
<td>$\lambda$</td>
<td>Wavelength of light</td>
</tr>
<tr>
<td>$\copyright$</td>
<td>Copyright</td>
</tr>
<tr>
<td>Å</td>
<td>Angstrom($10^{-10}$ meters)</td>
</tr>
<tr>
<td>$R$</td>
<td>Reflectance</td>
</tr>
<tr>
<td>°C</td>
<td>Degrees Celsius</td>
</tr>
<tr>
<td>$T$</td>
<td>Transmittance</td>
</tr>
<tr>
<td>$D$</td>
<td>Diffusion coefficient</td>
</tr>
<tr>
<td>$S$</td>
<td>Surface recombination velocity</td>
</tr>
</tbody>
</table>
# LIST OF ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si</td>
<td>Silicon</td>
</tr>
<tr>
<td>Cz</td>
<td>Czochralski</td>
</tr>
<tr>
<td>FZ</td>
<td>Float zone</td>
</tr>
<tr>
<td>SiC</td>
<td>Silicon Carbide</td>
</tr>
<tr>
<td>ID</td>
<td>Inner diameter</td>
</tr>
<tr>
<td>OD</td>
<td>Outer diameter</td>
</tr>
<tr>
<td>SWC</td>
<td>Slurry wire cutting</td>
</tr>
<tr>
<td>DWC</td>
<td>Diamond wire cutting</td>
</tr>
<tr>
<td>TTV</td>
<td>Total thickness variation</td>
</tr>
<tr>
<td>PCD</td>
<td>Photoconductance decay</td>
</tr>
<tr>
<td>µW</td>
<td>Microwave</td>
</tr>
<tr>
<td>µS</td>
<td>Microseconds</td>
</tr>
<tr>
<td>SEM</td>
<td>Scanning electron microscopy</td>
</tr>
<tr>
<td>TEM</td>
<td>Transmission electron microscopy</td>
</tr>
<tr>
<td>XRD</td>
<td>X-ray diffraction</td>
</tr>
<tr>
<td>SRV</td>
<td>Surface recombination velocity</td>
</tr>
</tbody>
</table>

xxii
CHAPTER 1
INTRODUCTION

Silicon is the most widely used material in both photovoltaic and semiconductor industries. Silicon is grown in a variety of methods and, currently Czochralski (Cz) and Float-Zone (FZ) are the predominantly used crystal pulling techniques utilized by the industry to grow crystalline silicon ingots. Sawing is a process step required to cut a silicon ingot or a boule into bricks/wafers, and these wafers will then be used for device fabrication after a multitude of preparation steps. Sawing itself constitutes a large amount of material loss. Because silicon is a hard and brittle material, any cutting/sawing action results in a surface and subsurface damage that must be removed before a device is fabricated using it, resulting in additional material loss. This combined material loss due to cutting (kerf loss) and wafer preparation (damage removal) constitutes about half of the Si ingot. Hence, it is important to minimize the material loss, and the added costs associated with sawing and wafer preparation.

In this Chapter, an overview of silicon ingot sawing is presented. Subsequently, surface damage caused by sawing, including a detailed account of the types of surface damage and their origins are discussed. Finally, the need for an accurate evaluation of surface damage is elucidated.

1.1 Silicon Sawing

Many ingot sawing methods viz. outside diameter (OD) cutting, inside diameter (ID) cutting, and multi-wire sawing have evolved over the last 50 years with the objectives of
minimizing the kerf loss, making thinner wafers of uniform thickness, and minimizing the sub-surface damage (Herring, 1976; Kachajian, 1972; Lane, 1985; Tonshoff et al., 1997; Pauli, 2005). Although, multi-wire sawing methods are slower (half a day per cutting cycle), they offer lower kerf loss and high throughput because of their ability to cut larger ingot lengths (Wu, PhD thesis, 2012). Slurry wire cutting (SWC), a multi-wire sawing method uses steel wire and silicon carbide (SiC) particles in oil or ethylene glycol solution (most often referred to as slurry) as the abrasive medium. It has been the industry standard for silicon ingot sawing for more than a decade now (Moller, 2006), (Liedke et al., 2011). However, a newer technique consisting of diamond wire cutting (DWC) (using diamond abrasive particles (grit) patched to a copper alloy or resin on a metal wire), is garnering interest in both research community and industry, particularly for photovoltaic ingot slicing (X Yu et al., 2012). Figure 1.1 is an illustration of the slurry wire cutting and diamond wire cutting processes.

This new diamond impregnated wire is deemed to provide high throughput with a reasonable total thickness variation (TTV), low surface roughness, low kerf, and comparable or low surface damage values to that of slurry wire cutting. In this thesis work, focus will be on the determination of in-depth damage caused on crystalline silicon wafers cut by multi-wire sawing methods only.

The sawing and the wafer preparation must be considered together. For example, aggressive cutting to increase the throughput can increase the kerf loss as well as the surface damage. On the other hand, under etching/texturing/polishing performed in an attempt to reduce kerf may leave some residual damage on the device surface, which can
lead to a high surface recombination, defect generation during high temperature processing and concomitant degradation in device performance.

Figure 1.1 Illustrations of SWC and DWC sawing techniques.

1.2 Surface and In-depth Damage Caused by Sawing

Wire sawing (both SWC and DWC) produces surface damage and in-depth damage (which is several microns deep) on the wafers. The chipping or “tearing away” of small pieces of silicon from the path of the saw wire/grit is a micro-cleavage process. This can be seen in optical and SEM images of the as-sawn surfaces shown in Figure 1.2. This damage would be responsible for the wafer breakage because of micro cracks induced,
uneven wafer surface and residual damage if the wafer is not properly etched [Wu et al., 2012].

Figure 1.2 Optical and SEM images showing lower and higher magnification images of the saw patterns/marks in DWC-Resin cut, slurry cut, and DWC-Nickel cut wafers (Sopori et al., 2013).
In SWC mechanism, the surface roughness ($R_z$) is approximately equal to the indentation depth (d) of the grains (or grit) and the extension of the damage zone equals the mean length of the crack (c) [defined in Equation 1.1] generated by that grain and is shown in Figure 1.3 (Moller et al., 2004).

$$c = (\gamma \beta I_0 d / K_{IC})^{2/3} \quad (1.1)$$

![Diagram of grain indentation](image)

**Figure 1.3** Illustration of a single grain indentation in silicon, also showing various crack types (Moller et al., 2004).

There are several other parameters viz. wire velocity/feed rate (Wurzner et al., 2015), cutting rate/down feed rate, force applied on the ingot/brick or the tension in wire, wire/grit usage (Bidiville, PhD Thesis, 2010), and wire reciprocation (back and forth motion used in multi-wire cutting methods) which determine the final damage depth and distribution in a wafer.

Silicon wafer manufacturers are rapidly moving from slurry wire cutting method to a more economical and environmental friendly diamond wire cutting for ingot slicing.
This brings a new set of issues to deal with viz. surface morphology (on contrary, very uniform for slurry cut), different depths and distributions of damage. However, newer etching methodologies can help resolve some of these issues. Recently, in 2014, it has been reported that the round run fringes caused by back and forth motion of the cutting wire can be completely removed from wafer surface by a new etching technique called vapor blast etching (Chen et al., 2014).

Surface damage caused by wire sawing on silicon wafers can be broadly categorized into two types.

(a) Superficial/surface damage, which can be classified into

   (i) Roughness

   (ii) Morphology (or phase transformation), and

(b) Sub-surface or in-depth damage, which can further be classified into

   (i) Micro-cracks,

   (ii) Periodic features (striations),

   (iii) Stress and Dislocations.

Origins of these damage varieties and their quantitative representations are described in the following Sections.

1.2.1 Roughness

Surface roughness generation is an inherent macroscopic phenomenon associated with silicon ingot sawing. Figure 1.4 (a) and (b) depict the surface roughness caused by sawing. The average variation in height (i.e perpendicular to the large wafer plane) $R_a$ [defined in Equation 1.2, (Wu, PhD thesis, 2012), and total roughness ($R_t$= peak to valley
difference, see Figure 1.4 (c)] are good measures of roughness and constant efforts are made by saw manufacturers to keep these values always under a few microns. The lower the $R_a$ and $R_t$ values, better the cutting method.

$$R_a = \frac{\sum_{i=1}^{n}|h_i-h_{mean}|}{n} \quad (1.2)$$

**Figure 1.4** SEM images showing surface roughness in (a) lower and (b) higher magnification. (c) Schematic of surface roughness and various terms associated (Wu, PhD thesis, 2012).
In multi-wire sawing methods, roughness generated depends on various parameters such as wire size, grit size, and cutting speed etc. Roughness is undesirable as it increases the amount of silicon material that needs to be removed before device fabrication. Measurements performed by Chen et al. (2010) on surface roughness of wafers sawn by SWC and DWC methods imply that the DWC is a better cutting mechanism because of less roughness it leaves on the wafer.

Studies by Wefringhaus et al. (2013) show that there is a direct correlation between the inhomogeneities in surface roughness of the as-cut wafers and the isotextured wafers. Wafer sawing process is attributed for this inhomogeneity. Roughness variation on isotextured wafers influences cell appearance (homogeneity of silicon nitride thickness / color), electrical performance will suffer from non-uniformities in reflection.

### 1.2.2 Morphology or Phase Transformation

It is known that the local stress during multi-wire sawing (either SWC or DWC) cutting process can exceed few hundred MPa, and as a result of this large stress, silicon wafers are expected to experience lattice damage in the form of crystal defects such as dislocations as well as phase transformation (Yu et al., 2012; Bidiville, PhD thesis, 2010; Bidiville et al., 2009), similar to those observed in the case of micro-indentation (Domnich et al., 2002; Jian et al., 2010; Jang et al., 2005) or nano-scratching (Gassiloud, 2005) as seen in Figure 1.5.
Figure 1.5  Raman spectra of crystalline silicon wafers surfaces indented with various indenters (of varying indenter angle \( \psi \)) at various maximum loads (Jang et al., 2005).

Since the SWC process is a three body abrasion process, it results in chipping of the wafer surface and, on the contrary, the two body abrasion process in DWC method
results in grooving of the wafer surface and occasional chipping (Moller, 2004). Atomic Force Microscopy performed on the wafers cut using these two kinds of sawing methods illustrates the difference [see Figure 1.6].

Figure 1.6 AFM images of (a) SWC wafer and (b) DWC wafer (Holt et al., 2010).
The chipped off region on the surface preserves its crystalline form whereas the abraded or grooved region undergoes phase transformation and the same can be confirmed using Raman spectroscopy. Figure 1.7 is a Raman spectrum obtained from two different regions (chipped off and abraded) on a silicon wafer cut using DWC method. A multitude of silicon phases are observed in the grooved region whereas the signal from chipped region is that of crystalline silicon.

**Figure 1.7** Raman spectra of (a) chipped-off region (b) a smooth groove (Bidiville et al., 2009).
It is observed that commercial multi-wire sawing generates very shallow amorphous phase transformation damage (typically of the order of a few nm to a micrometer) and hence is not a significant contributor to the kerf loss. Figure 1.8 is a cross-sectional TEM image that shows the local damage by diamond wire sawing. It shows two important features: (i) a thin (50-100 nm deep) amorphous region at the surface, and (ii) dislocation networks that can be nearly 1µm deep below the cutting surface. The amorphous phase is determined by a lack of diffraction pattern from this region, and occurs in all sawn samples. This amorphous phase present on the wafer surface can alter the etch parameters and in-turn change the way the wafers are etched (Holt et al., 2010).

![Figure 1.8](image)

*Figure 1.8* A cross-sectional TEM image of a DWC wafer sample showing formation of dislocation loops that are about 1 µm deep and a layer of amorphous phase going to a depth of 0.8 µm (Sopori et al., 2013).

### 1.2.3 Micro-Cracks

Micro-cracks generated during sawing are several microns deep. By improper handling, they propagate during processing and negatively affect the mechanical strength of the wafer and electrical parameters of the cell made using that wafer. Length of the micro-
cracks and their position in the wafer are very critical in determining this effect.

Figure 1.9 shows the positions of various cracks and their impact on cell parameters.

![Figure 1.9](image)

**Figure 1.9** (a) Illustrations of single cell modules with different crack positions intitated manually, (b) change in cell parameters with respect to the crack position (note- Crack locations are numbered and described in the same figure) (Grunow et al., 2005).

Attempts have been made to detect the micro-cracks, and evaluate the relationship between the crack-length, their density and mechanical strength of the wafer (Abdelhamid et al., 2014; Demant et al., 2014; Trautmann et al., 2011). Figure 1.10 is an SEM micrograph of micro-cracks generated in a DWC wafer during sawing.

![Figure 1.10](image)

**Figure 1.10** SEM image of an as-sawn silicon wafer sample showing micro-cracks propagating into the wafer bulk (scale 2 μm).

It is known that micro-cracks generated at the edge and surface are more deleterious, and in order to prevent the wafers from breakage during cell processing, specific amount of silicon has to be etched away from each wafer surface (Perez et al., 2009) to ensure complete damage removal.

Although there exists a vast variety of experimental techniques to detect the micro-cracks in silicon wafer, limitations such as minimum crack length required, and interference with scratches inhibit their reliable use. A comparison of these techniques for micro-crack detection is given by Abdelhamid et al. (2014).

1.2.4 Periodic Features or Striations

Striations are stripe like features which run across the wafer along the cutting wire direction and are the most commonly and immediately noticeable feature of DWC. Often there is a height variation of a few microns associated with these striations and these are spaced a few hundreds of microns apart. Figure 1.11 shows typical striation patterns observed on a mc-Si wafer cut using DWC method; a wafer cut with SWC method is also shown for comparison.

![Figure 1.11](image)

**Figure 1.11** Optical scanner images of (a) DWC wire cut and (b) SWC wire cut mc-silicon wafers (Chen et al., 2014).
Although striations can be categorized as simply a surface damage problem, the amount of kerf loss associated with the etching process to get rid of these patterns can be significant and places them under in-depth damage category. Recent attempts in eliminating these patterns from the wafer surfaces using a new vapor blast etching technique are presented by Chen et al. (2014).

Origins of the striations are the back and forth motion of the cutting wire (wire reciprocation) during ingot cutting (Wu et al., 2014; Kray et al., 2006). Since more wire is used in the forward cutting direction compared to the backward direction in order to feed fresh wire into the system, there is a difference in depth of surface roughness and width of these zones [see Figure 1.12].

![Figure 1.12 3D Laser confocal microscope map of as sawn wafer surface cut by reciprocating wire saw (note-feature height scan is shown next to the map in the same image for reference) (Wu et al., 2014).](image-url)
1.2.5 Stress and Dislocations

As was discussed earlier in Section 1.2.2, the process of sawing induces large amount of stress on the silicon surface. Excessive stress leads to generation of dislocations and deteriorates the sample quality. The use of X-rays to efficiently image various types of defects in thin semiconductor films and substrates has been reported long ago (Rozgonyi et al., 1976). This technique can be used to analyze different types of dislocations, as well as for quantitative determination of stress in the material.

1.3 Need for the In-depth Damage Evaluation

While saw manufacturers and wafer suppliers can easily measure TTV and other physical parameters of wafers, there are no easy ways to measure the degree, depth and distribution of damage. Yet, this information is needed by sawing companies for optimizing throughput. This information is also needed by the solar cell manufacturers to ensure that all the damage is etched away during wafer preparation before solar cell processing. Silicon wafer standard thickness is reducing (currently from 180 to 140μm for commercial 156mm x 156mm wafers) and is expected to reach 100μm mark in the near future. Hence, characterization of the surface and in-depth saw damage in sawn silicon wafers and quantification of its distribution is very crucial.
CHAPTER 2

LITERATURE REVIEW

A number of approaches are being used by researchers to evaluate the surface and in-depth damage. One of the earliest methods developed for evaluation of polishing induced damage is based on the fact that damage present on a silicon wafer surface results in the formation of stacking faults (SF) when such a wafer is oxidized thermally. This phenomenon can be utilized for the manifestation of residual damage. A thin layer of silicon is etched away from the wafer surface (to get rid of the polishing induced surface damage); it is subjected to oxidation and inspected for the density of stacking faults (SF). This procedure is repeated until the SF density becomes negligible. The thickness removed per side corresponds to the depth of the polishing induced damage.

This repetitive oxidation and etching is a very tedious process. Therefore, the use of less labor and time intensive techniques such as XRD, SEM, laser scattering microscopy, resonance ultrasonic vibrations, acoustic microscopy, X-Ray topography, photoluminescence, surface photo voltage and angle polishing followed by defect etching have garnered more interest. In this chapter, a brief review of these measurement techniques and results obtained by various research groups using these methods are presented.

2.1 Angle Polishing

One of the most common approaches for measuring the depth of surface damage is to angle polish a small section of a wafer, which is then defect etched, followed by
examination under an optical microscope to measure the depth of dislocations and micro-cracks below the surface. Figure 2.1 shows dislocation loops propagating into the bulk of the angle polished and defect etched samples taken from the wafers cut by SWC and DWC cutting methods.

![Figure 2.1](image)

**Figure 2.1** Optical microscope images of angle polished and defect etched (a) DWC and (b) SWC wafers (Sopori et al., 2013).

These images show a large defect concentration at the surface of the original as-sawn wafer. The defects show a striation pattern for the diamond cut and a 2-D pattern for the slurry cut wafer.

Crack depth analysis has been performed on different grains in angle polished mc-Si wafer samples by R Buchwald et al. (2013). Crack depths generated by sawing single crystal silicon wafers are compared with those in mc-Si wafers, crack depths are significantly lower in single crystal silicon. R Buchwald et al. (2013) found that the median of the maximum crack depth increases from the {100} plane to the {111} plane to the {101} plane [see Figure 2.2].
Crack counting and crack occurrence density evaluation at various locations on a wire sawn wafer is performed by Grun et al. (2012). From their studies, it is evident that the crack density decreases exponentially from the wafer surface. Also, the distribution of crack occurrence density shifts towards the surface from cutting wire entry point to the exit point on the wafer [Figure 2.3]. Similar findings were reported by Wagner et al. (2010).

\[ \text{Figure 2.2} \] Box plots of crack depth as a function of crystal orientation (Buchwald et al., 2013).

\[ \text{Figure 2.3} \] (a) Sub-surface crack density distribution at a given area on wafer surface, (b) Distribution of crack density occurrence compared at three different locations on a given wafer surface (IM= wire entry point, MM= center of the wafer, OM= wire exit point, \( c_{\text{max}} \)=critical subsurface damage depth) (Grun et al., 2012).
All these procedures are quite tedious and the information generated is only from a small region. However, if the surface roughness is large, it becomes increasingly difficult to demarcate the original and the angle polished surfaces, reducing the accuracy of these techniques.

### 2.2 Electron Microscopy

Electron microscopy techniques yield reliable information but the information obtained is at the microscopic level. These methods are implemented in estimating the subsurface damage induced by grinding and polishing (Zarudi et al., 1996; Kang et al., 2005; Mchedlidze et al., 1995). DWC wire method employs multiple grit binders. Tsai et al. (2013) reported that a wire with resin-binder generates a thinner amorphous phase compared to the electroplated metal binder as seen in Figure 2.4. Again these measurements are very local and the results obtained cannot be generalized for the entire wafer surface.

![Figure 2.4](image)

**Figure 2.4** TEM micrographs of as-sawn DWC wafer surfaces cut with diamond grit impregnated in (a) electroplated grit binder, (b) Resin grit binder (Tsai et al., 2013).
Kim et al. (2005), in their experimental studies, reported that there is a critical value for the damage depth created on wafer surfaces. Above this critical value of the damage depth, it generates dislocation loops upon oxidation of the as-sawn wafer surface and wire sawing comes under this category. However, the same material with lower critical damage depth value (lapped or silica blasted surfaces) generates stacking faults upon oxidation. These features can be visualized in SEM images obtained from two different wafer surfaces etched in Wright solution for 5 min [Figure 2.5].

![Figure 2.5 SEM micrographs of oxidized, etched wafer surfaces showing (a) Dislocation loops generated because of heavier mechanical damage imparted by the wire sawing, (b) Stacking faults generated because of lighter mechanical damage induced by the lapping process (Kim et al., 2005).](image)

Scanning Electron Acoustic Microscopy (SEAM), a well-established technique for depth discrimination of multilevel integrated circuits is used in characterizing the defects in wire sawn silicon wafers after saw damage etch (Meng et al., 2013). But more studies are required on this topic to confirm that this can be a reliable method.
2.3 Photoluminescence

During the past decades, efforts have been made by researchers to utilize the method of photoluminescence (PL) for evaluation of silicon material quality. In-line qualitative analysis of damaged wafers is reported by Korsos et al. (2012). In their approach, photoluminescence images are obtained from as-cut and damage etched wafer surfaces. PL intensity line scans are obtained from these images for comparison. Figure 2.6 shows the increase in PL signal for the etched wafer.

![Figure 2.6 Photoluminescence line scans across the 156mm x 156mm wafer surface (Korsos et al., 2012).](image)

Attempts are made to measure the sub-surface damage quantitatively using photoluminescence (PL). This approach is limited by the strict temperature dependence of the PL technique. A comparison of various techniques, including photoluminescence, for subsurface damage evaluation is given by Lu et al. (2007). Figure 2.7 shows qualitative comparison of band to band and defect-band images obtained from multiple mc-Si sister (sequential) wafers after each cell fabrication step. Image correlation of a starting wafer to the final cell would ideally provide information for predicting the performance of the wafers from that same ingot/location before the wafers are processed.
Figure 2.7 Band-to-band (top row) and defect band (bottom row) PL images of sister wafers after each cell fabrication step (Johnston et al., 2012).

2.4 Lasers

Lasers are used by many researchers in multiple ways to evaluate subsurface damage. Zhang et al. (2002) used the concept of laser scattering to generate 2D scatter images of the subsurface damage. Laser scattering has the potential to scan the whole wafer within tens of minutes, and detect the deepest damage in the whole wafer. This is a big advantage over other methods (such as cross-sectional microscopy) that can only reveal SSD information at localized areas on the wafer. But the information generated (SUM-IMAGES) by this technique is only qualitative as seen in Figure 2.8.

Figure 2.8 Raman laser scattering images of silicon wafers of same final thickness but with different sub-surface damage conditions, (a) #320 diamond grit, coarse grinding damage (wafer A), and #2000 diamond grit, fine grinding damage removal of (b) 10μm, and (c) 30μm (Zhang et al., 2002).
A A Karabutov et al. (2014) used the concept of laser ultrasonic method. They could estimate the damage depth using an empirical relation between subsurface damage depth and the ratio of amplitudes of compression and rarefaction phases of the laser induced ultrasound (LIU) signals [see Figure 2.9]. But the main disadvantage of this technique is, it has a minimum limit on the depth of the sub-surface damage it can detect (approximately 0.15 to 0.2 μm).

**Figure 2.9** (a) Temporal profiles of laser induced ultrasonic signals in silicon wafers with varying SSD (#1-1.65μm, #2-1.89μm, #3-2.23μm), (b) Plot showing empirical relation between experimental (points) and ratio of amplitudes of compression and rarefaction phases of the LIU signal (Karabutov et al., 2014).

Recently, Photo Modulated Optical Reflectance (PMOR) measurements have been performed on SWC wafers by Bogdanowicz et al. (2012). Surface roughness was measured by the variation in average DC reflectance and the saw damage depth by the change in AC reflectance signal. The small measurement area (0.5μm) limits the use of this technique for macroscopic evaluation of the damage. Also, accurate determination of the damage depth is hindered by the interference of surface roughness in altering the AC signal.
Lasers of varying wavelength are used for Raman spectroscopy analysis of cross-sections of silicon samples by Radet et al. (2011) for sub-surface damage analysis. Chemically mechanically polished (CMP), chemically polished (CP) and as-sawn slurry cut wafers are analyzed for the estimation of damage depth. Figure 2.10 shows a 2D spectral image of these three wafer cross sections and depth profiles of Raman shift obtained from the map.

Figure 2.10 2D Raman spectra of (a) CMP, (b) CP, and (c) as-sawn SWC wafer cross-sections, (d) Raman shift depth profiles extracted from the 2D spectra, (RED line- as-sawn SWC, BLACK line- CMP, BLUE line-CP) (Radet et al., 2011).

2.5 Fracture Mechanics

Micro-cracks cause a severe deterioration in the mechanical strength of the wafer. Depth and location of these micro-cracks determine the overall fracture strength. From the literary works mentioned in Section 1.2.3, we learned that the micro-cracks located near the surface are more effective in causing the deterioration in mechanical strength. Attempts are made by various researchers to relate micro-crack density, crack-length and position to the mechanical strength of the wafers by experimental (two-point, three-point, and four-point bending tests, ring-on-ring tests, angle polishing, and defect etching), and
theoretical analysis (finite element analysis, and monte-carlo simulations) (Yang et al., 2013; Rupnowski et al., 2008; Saffar et al., 2014; Popovich et al., 2013; Jeong et al., 2000).

Figure 2.11 shows the comparison of theoretical wafer strength distribution (under a certain assumptions of crack density, shape, and lengths) with the experimental data obtained from as-sawn and damage etched silicon wafers.

![Theoretical and experimental strength distributions of as-sawn, and etched silicon wafers](image.png)

**Figure 2.11** Theoretical and experimental strength distributions of as-sawn, and etched silicon wafers (Rupnowski et al., 2008).

This approach suffers from the requirement of extensive experimental analysis on numerous wafers for supplying reliable and sufficient information for theoretical calculations for accurate evaluation of damage depth.

### 2.6 Electrical Characterization

Surface photo voltage developed on a semiconductor wafer as a means to observe the polishing damage has been realized long ago (Sopori, 1980). Change in the amplitude of photo voltage signal is directly related to the damage removal and saturation in the signal
after subsequent chemical polishing or etching confirms the complete damage removal as seen in Figure 2.12.

Figure 2.12 Change in surface photo voltage signal as a function of thickness removed from one side of the silicon wafer (Sopori, 1980).

Minority carrier lifetime measurement is another technique which can reliably yield information about the material quality, surface passivation. These measurements are very sensitive to the surface and sub-surface damage. Watanabe et al. (2010) demonstrated the use of minority carrier lifetime measurements on sequentially etched polycrystalline silicon wafers for damage depth evaluation. This technique is based on measurement of the effective minority carrier lifetime ($\tau_{eff}$) of the wafers after sequential etching of thin layers from the damaged surface. The measured $\tau_{eff}$ increases as the more and more thickness is removed from the surface. The thickness-removed that yields the peak value of $\tau_{eff}$ represents the damage depth. Figure 2.13 shows minority carrier
lifetime plots of as-sawn polycrystalline wafers etched in steps and the corresponding incremental lifetime recorded.

**Figure 2.13** Minority carrier lifetime measured vs depth of damage layer removed from each side of the silicon wafer (plots of various polycrystalline wafers cut using SWC and DWC methods are shown) (Watanabe et al., 2010).

This method of sequential etching and minority carrier lifetime measurement has many advantages. It can be used for the subsurface damage depth evaluation in crystalline silicon wafers cut by different wire sawing mechanisms. The damage distribution can be obtained theoretically in terms of recombination velocity and can be correlated to various parameters such as wire/grit size, wire usage etc. (Sopori et al., 2013; Sopori et al., 2014).
CHAPTER 3

EXPERIMENTAL METHODS AND TECHNIQUES

Experimental methods for the evaluation of silicon surface and in-depth damage have been developed and optimized since the beginning of the silicon industry. Researchers are still trying to develop a more reliable means of measuring the saw damage. Various methods have been discussed in the previous chapter. Some of those techniques are implemented in the damage analysis on as-sawn wafers.

In this chapter, a brief description of the experimental techniques adopted for the damage depth analysis, variations in saw damage on wafers cut by different sawing methods, etch rate as a means of estimating the depth and degree of damage will be presented. Finally, a relatively novel mechanism of using minority carrier lifetime for quantitative determination of saw damage on crystalline silicon wafers will be introduced.

3.1 Optical Microscopy

Optical microscopy is a quick and easy method for examining the sample surface. It immediately reveals the topography of the surfaces for qualitative analysis of damaged wafer surface. In R&D, there is an array of optical microscopes available, depending on the technology. A Nomarski microscope is used and the samples under investigation are the as-sawn silicon wafers cut with DWC method. Silicon wafers sliced with various wire sizes with and different grit sizes are obtained from the commercial wafer manufacturers. These wafers are cleaved into pieces of manageable size (approx. 4cm x 4cm for
DEKTAK and 1cm x 1cm for angle polishing). At different locations on the sample surface, scribing is performed by a diamond scriber to identify the location before and after saw damage removal [Figure 3.1].

![Figure 3.1 Illustration of sample preparation method for optical microscopy, contact and optical profilometry. (Note- L shaped Scribing marks for reference, and dashed lines represent locations from where the Dektak scans are obtained. Colored squares are arbitrary locations chosen for optical microscopy).](image)

Samples are etched for 15 min in 1:1:5 :: HF:HNO₃:CH₃COOH (here after referred to as 115 solution) mixture to ensure the complete removal of the saw damage. Figure 3.2 (a) shows silicon sample with vague characteristic striation patterns of DWC cutting method. After etching for 15 minutes, the same location is observed under the microscope for striations, change in topography, and uniformity of etching [see Figure 3.2 (b)]. Samples in Figures 3.2 and 3.3 are sawn using thicker wire/larger grit (120μm/12-25μm) while the samples in Figure 3.4 are sawn using thinner wire/smaller grit (100μm/10-20μm). Images shown in Figure 3.5 are 50 times magnified images of the sample surfaces shown in Figure 3.4.
Figure 3.2 Optical microscope images (at 10x magnification) of a DWC wafer (thick wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min.

Figure 3.3 Optical microscope images (at 20x magnification) of a DWC wafer (thick wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min.

Figure 3.4 Optical microscope images (at 10x magnification) of a DWC wafer (thin wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min.
Figure 3.5  Optical microscope images (at 50x magnification) of a DWC wafer (thin wire/grit) sample (a) before (or as-sawn surface), and (b) after damage removal etching in 115 solution for 15 min.

From the images shown in Figure 3.2 to Figure 3.4, following conclusions can be made: (i) The striation pattern generated during the DWC method causes non-uniformities in wafer surface roughness during the saw damage removal process. (ii) Thicker wire/grit size causes higher surface roughness. For estimating the variation in damage depth, further studies are required.

3.2 Optical Surface Profiling

As-sawn silicon wafers cut using DWC method with different wire/grit sizes are chosen for examination. These samples have been scribed (L shaped marks) for identification of the regions of interest as mentioned in Section 3.1. Variation in surface roughness is evident from the interference microscopy measurements. Each sample is etched twice for 2 minutes each time and vertical scanning interference (VSI) images are obtained after each etching step using a WYKO NT1100 optical profiler system.

The original sample surface is shinier and after initial etching in 1:1:5 solution, the appearance of the sample surface becomes dull. After the second etch step, the
surface becomes rough making it difficult to obtain interference pattern and in turn the feature height from the surface. Figure 3.6 shows these three surface conditions (a) as-sawn, (b) after 2 min etching and (c) after 4 min etching of DWC wire sawn wafers cut with a thick wire/larger grit (120/12-25 μm). The original as-sawn surface roughness value is 6μm. After the first etching, roughness increases to approximately 10.77μm and subsequent etchings make it more difficult to obtain an interference pattern from the surface and reliable data from the measurements. Figure 3.7 shows a similar set of samples prepared from DWC wafers cut with a thinner wire/ The earlier 120/12-25 μm wire/ compared to the earlier 120/12-25 μm wire/grit size. Because of the lower surface roughness caused by the thinner wire and smaller grit, significant interference signal is still obtained from the wafer surfaces after second etch step. Debris from the sawing action may occasionally deposit over the sample surface and cause the absence of interference signal from the wafer surface as seen in of the Figure 3.6 (a).
Figure 3.6 Optical profilometer images of DWC wafer (wire/grit size: 120/12-25 μm) surface in (a) as-sawn (b) 2 min etched and (c) 4 min etched condition.
Figure 3.7 Optical profilometer images of DWC wafer (wire/grit size: 100/10-20 µm) surface in (a) as-sawn (b) 2 min etched and (c) 4 min etched condition.
3.3 Contact Surface Profiling

Contact surface profilometry is performed using a VEECO DEKTAK 8 system on crystalline silicon wafers cut by DWC method. Two areas are chosen on each wafer cut by different wire/grit size. Scanning is performed (on as-sawn and etched wafers used in Section 3.2) perpendicular to the sawing direction in order to capture the details of the cutting method.

Figure 3.8 shows comparison of three Dektak scans obtained on a DWC wafer surface in three different conditions- (i) as-sawn, (ii) 2 min etched, and (iii) 4 min etched. Note that the surface roughness is of the order of 0.5 \( \mu \)m, and the feature height variation is up to 3\( \mu \)m.

![Graph showing Dektak scans](image)

**Figure 3.8** Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces. (Cutting wire/grit size - 100/10-20 \( \mu \)m).
These wafers (results in Figure 3.8) are cut using a thin DWC wire (wire/grit size 100/10-20 μm) resulting in lower surface roughness. Figure 3.9 shows similar measurements on wafer samples cut using a thicker wire/grit (120/12-25 μm). Both surface roughness and variation in feature heights are more on these wafer surfaces.

![Graph showing Dektak scans](image)

**Figure 3.9** Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces. (Cutting wire/grit size - 120/12-25μm).

Figure 3.10 shows Dektak scans obtained from within a groove produced by the sawing action. Surface roughness is about 0.5 μm and feature height is about 4 μm. Figure 3.11 shows another area of interest on the wafers shown in Figure 3.9. From these measurements, it seems like the sharp peaks or valleys present in the as cut wafer surfaces are being rounded off after subsequent etching steps which must reduce the surface roughness at the microscopic level. It is an important factor in determining the
total surface area and number of dangling bonds present on a given surface, But, we have

to note that the resolution of these Dektak scans are limited by the size of the stylus tip
used for the scans (radius of the stylus tip used in these experiments is 5 µm).

**Figure 3.10** Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second
etch) wafer surfaces over a groove produced by sawing. (Cutting wire/grit size - 100/10-20 µm).
Figure 3.11 Dektak scans of as-sawn, 2 min etched (first etch) and 4 min etched (second etch) wafer surfaces at a different area on the sample used in Figure 3.9. (Cutting wire/grit size - 120/12-25 μm).

3.4 Taper Etching and μw-PCD Imaging

Local measurements discussed in earlier sections help in getting a microscopic idea of the damage present at a selected area of interest on the wafer surface. But, in order to estimate the damage over the entire surface area, a different approach is needed. As-sawn crystalline silicon wafers are cleaned in solvents (IPA and DI water), then cleaned in piranha for 20 minutes and the chemical oxide is etched off. Then the wafers are immersed in 115 solution and slowly removed from the etchant at a rate of approximately 3 inch/min resulting in tapered profile of existing/removed damage layer. The sample is passivated with Iodine-Ethanol (IE) and microwave PCD (μw-PCD) mapping is performed [see Figure 3.12]. This technique will yield the information of the distribution
of the damage on a given wafer surface. Since the damage is not removed completely with in that short time (approximately 2 min per wafer), lifetime values are lower.

**Figure 3.12** Microwave PCD image of an as-sawn wafer surface after taper etching in 115 solution.

### 3.5 Photoluminescence

Photoluminescence technique is widely used for determining the silicon material quality and damage evaluation. With proper passivation, sufficient signal can be generated for detection by a CMOS camera for qualitative analysis of the material. But for quantitative analysis, proper calibration is required for converting the signal strength into the minority carrier lifetime values. Figure 3.13 shows the PL images of partially etched and completely etched (for damage removal) wafer quarters. Both images are obtained under similar conditions of exposure and image acquisition modes (10Amperes of current
through laser diodes and 2 seconds exposure time at ISO-6400, using a Nikon D5100 SLR Camera with InGaAs filter).

Figure 3.13 Photoluminescence images of (a) partially etched wafer quarter surface and, (b) fully etched wafer quarter surface (damage removed completely). Both the samples are cleaned in piranha solution, HF dipped and passivated in Iodine-Ethanol solution.

3.6 Minority Carrier Lifetime

In an effort to estimate the in-depth saw damage accurately, the concept of sequential etching has been explored previously by a couple of researchers (Watanabe et al., 2010), (Sopori et al., 2014). Since minority carrier lifetime is an already established technique in determining the silicon material quality, it can be a reliable means for exploiting the
concept of sequential etching and damage depth evaluation. Figure 3.14 shows the WCT-120 standard offline wafer-lifetime tool used in this study. The principle of this machine is the measurement of change in the photoconductivity of the wafer as a function of time to calculate the effective minority carrier lifetime.

Figure 3.14 Wafer-lifetime tool used for the evaluation of minority carrier lifetime.


The following procedure outlines the concept used for the evaluation of in-depth damage in as-sawn silicon wafers.

- Crystalline silicon wafers are cut under different sawing conditions viz. cutting wire thickness, slurry or diamond grit thickness, wire usage are selected and prepared for sequential etching.
• Damage removal is performed by a slow etching solution (1 to 2 \( \mu \text{m}/\text{minute} \)) such as 115 etch (1:1:5 :: HF:HNO\(_3\):CH\(_3\)COOH) to remove controlled layers of damage from each sample surface.

• These sequentially etched wafers are passivated (by means of a reliable liquid passivation mechanism, such as Iodine-Ethanol) and effective minority carrier lifetime (\( \tau_{\text{eff}} \)) is measured.

• A steady increase in lifetime is expected as the damage is being removed and maximum \( \tau_{\text{eff}} \) is obtained for a sample with damage free surface.

• Silicon thickness removed from each side represents the damage depth. Figure 3.14 is an illustration of ideal \( \tau_{\text{eff}} \) vs damage removed curve.

• Correct optical coupling and wafer thickness values have to be used while obtaining the lifetime data from the measurements.

![Ideal lifetime vs Damage removal curve](image)

**Figure 3.15** Illustration of ideal curve of change in \( \tau_{\text{eff}} \) as a function of damage layer thickness removed from each surface of the wafer.
Figure 3.15 is an experimental outcome of the above mentioned procedure on a DWC wafer (wire/grit size-120µm/12-25µm). A dashed line is used for demarcation of damage depth (approximately 8.25µm). Data labels shown in the figure are minority carrier lifetime values in micro seconds. In order to demonstrate the concept, these experiments are repeated on a multitude of wafers cut under different sawing conditions and the results are presented in the next chapter.

**Figure 3.16** Lifetime as a function of thickness removed from one side of a DWC wafer (Dashed line representing the damage depth of approximately 8.25µm).
CHAPTER 4

SEQUENTIAL ETCHING AND MINORITY CARRIER LIFETIME

Experimental techniques such as measuring minority carrier lifetime and its interpretation need to be performed with utmost care as this technique is sensitive to a myriad of parameters such as surface conditions, sample preparation, passivation medium and the measurement method adopted. Quasi steady state/Generalized mode is used in evaluating the damage depth in this chapter. WCT-100 and WCT-120 (newer version of WCT-100) tools from Sinton’s Instruments are used for the measurements.

Both SWC and DWC wafers are chosen for this evaluation. Wafers cut using different wire/grit sizes and wire usage are chosen to investigate their effect on the damage distribution.

In this chapter, proper wafer preparation method, etching technique, reflectance and transmittance measurements, photoluminescence measurements, and minority carrier lifetime measurements performed on as sawn wafers are presented. The effects of each of the process parameters on the final outcome (evaluation of in-depth damage) are discussed in detail.

4.1. Wafer Preparation

As-sawn silicon wafers are loaded with debris (from eroded wire or grit), organics from slurry, fine dust of morphed silicon, foreign materials from the sawing system and from wafer handling etc. Wafer preparation is a very crucial step as it affects all the subsequent processes and negatively influences the outcome if care is not taken.
In order to produce a data plot of damage depth versus thickness removed from each wafer surface, two as-sawn silicon wafers (156mm x 156mm) are cleaved into four quarters each (as shown in Figure 4.1) and weighed on a digital scale. This is done to avoid the errors in thickness measurements as the TTV on a wafer will vary greatly from one edge to the other.

![Figure 4.1](image) Illustration of sample preparation method for the damage depth evaluation, and location of minority carrier lifetime measurement region (marked in circles).

These wafer quarters are cleaned in solvent hood using iso-propyl alcohol, acetone and DI water, multiple times, to ensure that all the particulate contaminants and other debris are removed from the surface. Next the wafers are cleaned in Piranha (1:2 :: H₂SO₄:H₂O₂) at 80°C and dipped in HF solution for 3 minutes to remove any organics that may interfere with the uniform etching of the wafer surfaces. Next, samples are sequentially etched in 115 solution (described in detail in Section 4.2) and then cleaned in piranha solution before passivating and measuring the minority carrier lifetime.

4.2 Etching

There are a variety of etchants available to etch the silicon sample surface. Here, in these experiments, an etchant that was previously developed for slow and uniform etching of Si
for similar experimental purposes is used. Like many other etchants, the etch rate of this etchant is sensitive to the damage at the surface and many other factors including activation time, surface roughness, agitation, volume of etch relative to the wafer size, etch duration.

All the eight wafer quarters are cleaned as described in the previous Section and etched in sequence one by one in one minute time increments. Figure 4.2 shows a bar chart representation of the thickness removed (on primary y-axis) and etch rate (on secondary y-axis) as a function of etch time of two DWC wafers cut into eight quarters (cutting wire/grit size 120/12-25 μm).

![Bar chart representation of sample thickness removed and etch rates vs etch time.](image)

**Figure 4.2** Bar chart representation of sample thickness removed and etch rates vs etch time.

The initial lower etch rate can be explained by the low activity and presence of morphed silicon layers on the wafer surface. As silicon begins to etch in the solution, chemical activity of the solution increases, so as the etch rate. Suddenly, we find a low etch rate point in this sequence where the damaged region is supposedly etched off
completely. Then, slowly, the etch rates for the subsequent samples increase with etch time. From this point onwards, etch rate has only upward trend and is determined by the increase in etchant activity only. Figure 4.3 is a comparison of etch rates in DWC wafers cut by various wire/ grit sizes. This non-uniform etch rate can be reconciled by keeping the following etch characteristics in mind:

The initial reactivity of the etchant depends on the degree of the surface damage. Figure 4.3 shows etch rate vs etch time for three sets of samples, labeled as A, B, and C, cut by diamond wire sawing. Each set was cut under different conditions viz. wire size, diamond grit size, wire usage (WU- meters/wafer) etc. These cutting conditions introduce different degrees of damage at the surface and produce different in-depth damage distributions below the surface. Sample set A has the highest initial etch rate indicating highest degree of damage resulting from the most used wire, while sample set C has the lowest etch rate indicating the least degree of damage resulting from the lower wire usage.

**Figure 4.3** Etch rate as a function of etch time for three batches of DWC wafers cut under different sawing conditions.
4.3 Changes in Reflectance and Transmittance

The original as-sawn surface is very shiny and reflectance values vary from 24% to 35% depending on the cutting method and wire/grit sizes. Reflectance spectra are obtained in diffused mode using a Cary 6000i Spectrophotometer by Agilent Technologies. Figure 4.4 shows reflectance spectra obtained from as-sawn crystalline silicon wafers cut by various sawing methods.

Figure 4.4 Reflectance spectra of crystalline silicon wafers cut under different conditions.

After initial etching in 1:1:5 solution, all the samples change in appearance (become dull) and the reflectance value plummets to 22%. After each etch step, reflectance increases and saturates at around 30-32%. Similar results were reported previously by Holt et al. (2010). From Figure 4.5, we can deduce that the samples become rough after the initial 115 etching and, after four to five etch steps, their reflectance saturates.
Wafer manufacturers are able to produce thinner silicon wafers because of the advancements in the sawing technology. As the wafer thickness becomes smaller, they will become more susceptible to transmission losses. Thin (145 μm) as-sawn wafers are obtained from commercial silicon wafer manufacturers, and are etched further to remove the surface damage. Transmittance measurements are carried out using the spectrophotometer in diffused mode using an integrating sphere. Figure 4.6 shows that the transmittance spectra is fluctuating and is speculated to be related to the damage distribution in the wafer quarter and because of the TTV variations present in the wafer itself.

Figure 4.5 Reflectance spectra of DWC cut crystalline silicon wafer etched for different times.
**Figure 4.6** Reflectance spectra of a thin (145μm) DWC cut crystalline silicon wafer etched for different times (from 2Q1 to 3Q4 in 0.5 min increments in etch time, removing approximately 1μm at a time).

Accurate determination of these reflectance and transmittance data is necessary in obtaining correct optical coupling and that corrected coupling coefficient must be used in the lifetime measurements. Similar arguments were made regarding the transmission losses in silicon by Brody et al. (2001).

### 4.4 Minority Carrier Lifetime

The etched and cleaned samples are placed inside a polyethylene bag and passivated with Iodine-Ethanol for lifetime measurements. Although the lifetime measurement can be done directly on etched wafers without an external passivation medium, the sensitivity of the measurement and its accuracy can be greatly enhanced by using passivation such as Iodine-Ethanol or Quinhydrone-Methanol. In this study, the minority carrier lifetime was
measured using Sinton tools (WCT-100 and WCT-120). These systems use flash lamps as light sources and measure photoconductance either in a quasi-steady state (typically used for lower lifetime wafers) or as a transient decay (longer lifetime wafers).

Figure 4.7 shows the effective minority carrier lifetime data plots as a function of minority carrier density for various samples etched for various times. These wafers are cut in DWC method with 120/10-20 μm wire/grit size.

**Figure 4.7** Minority carrier lifetime measurements performed on sequentially etched DWC cut crystalline silicon wafer quarters. Samples are etched for different times (a) 0.5 min (b) 1 min, (c) 1.5 min, (d) 2 min. (Continued).
Minority carrier lifetime measurements performed on sequentially etched DWC cut crystalline silicon wafer quarters. Samples are etched for different times (e) 3 min, (f) 4 min, (g) 5 min and (h) 6 min.

Peak value of the minority carrier lifetime is taken from each data plot and used in generating the minority carrier lifetime versus thickness removed curve shown in Figure 4.8.
Figure 4.8  Minority carrier lifetime vs thickness removed plot of DWC cut crystalline silicon wafer quarters. Samples are etched for different times (etch times mentioned in the caption of Figure 4.7).

Similar measurements are performed on three more sets of wafers cut from three different ingots using 100/10-20 μm wire/grit [see Figure 4.9]. The resultant curves yield a damage depth that is very close to the damage depth found in wafers used in generating the data for Figure 4.8. Note that, although the material quality of these ingots is different, they yielded similar damage depth values.

Figure 4.10 shows DWC wafer cut using thin wire/grit (80/6-12 μm), and the surface damage generated is less than 5μm. This is in accordance with the fact that thinner wire/grit will generate lesser damage.
**Figure 4.9** Minority carrier lifetime vs thickness removed plot of DWC cut crystalline silicon wafer quarters from three different ingots (#179, #181, and #167). Samples are etched for different times (etch times mentioned in Figure 4.7 caption).

**Figure 4.10** Lifetime versus thickness removed plot of DWC cut wafer wire/grit size (80/6-12 μm).
4.5 Photoluminescence

Photoluminescence imaging is utilized in obtaining qualitative data on the wafer quarters etched for different times. Its resolution is more than that of microwave-PCD imaging and provides a more detailed qualitative analysis of residual damage on the etched wafer surface. Figure 4.11 shows PL images of a set of wafer quarters etched in incremental time steps. Quarter 1 and Quarter 2 does yield no and very feeble PL signal, respectively. From Quarter 3 onwards, intensity of the PL signal improves and saturates after a few etch steps. Figure 4.12 shows wafers quarters Q1 to Q4 which are etched for greater time steps than the quarters shown in Figure 4.11. Saturation of PL intensity is obvious from these images.

![Figure 4.11](image)

**Figure 4.11** PL images of wafer quarters etched in one minute incremental time steps (for 1, 2, 3 and 4 minutes) (in the order Q1 to Q4) (Current through laser diodes is mentioned in Amperes and exposure in seconds).
Figure 4.12 PL images of wafer quarters etched in one minute incremental time steps (for 5, 6, 7, and 8 minutes) (in the order Q1 to Q4) (Current through laser diodes is mentioned in Amperes and exposure in seconds).
CHAPTER 5

THEORETICAL MODEL FOR EVALUATION OF IN-DEPTH DAMAGE

5.1 Introduction

Many researchers have attempted to characterize and model the minority carrier lifetime in thin epitaxial layers grown on thick silicon substrates (Takahashi et al., 2000; Meakawa et al., 1995; Schroder et al., 2003; Boulou et al., 1977; Phillips et al., 1972; Park et al., 2001). Changes in either surface photo voltage or excess carrier concentration are used for characterizing thin epi layers in all these models. But no attempts were made to model the in-depth distribution of damage present in sawn silicon wafers.

Damage depth can be estimated from the minority carrier lifetime measurements performed on silicon wafers that are etched sequentially (to remove the damage layer thickness gradually). This effective minority carrier lifetime ($\tau_{eff}$) can be converted into effective surface recombination velocity ($S_{eff}$) which will be used to quantify the in-depth distribution of damage. However, models to convert lifetime data into local recombination velocity ($S$) do not exist. This local recombination in damage layers will yield a more accurate distribution of in-depth damage distribution.

In this chapter, we present a simplified model for determining the in-depth damage distribution and compare it with the experimental results and discuss possible improvements to this model.
5.2 Theoretical Model

The effective surface recombination velocity ($S_{\text{eff}}$) is an integrated effect of the carrier recombination in the whole damaged layer, and is not an accurate measure for the in-depth distribution of the damage. The reason is the following: the recombination in each sub-surface damage layer may vary greatly and it depends on the sample surface roughness, reflection, transmission, and absorption in those layers.

Local recombination (S) in each of these layers has to be derived by solving the continuity equation for excess minority carrier density ($\Delta n$ or $\Delta p$) in each of these damage layers while accounting for all the losses due to the above mentioned parameters. The data plot of resultant S vs. damage thickness removed from each surface gives the real in-depth damage distribution for that sample. In order to obtain more detailed information, theoretical approach involving a layered model is proposed.

The proposed theoretical idea is as follows:

- In this method, whole damage region is divided into thin layers of different material characteristics and continuity equation is used for minority carrier concentration in these layers. Figure 5.1 is an illustration of such a layered structure of the damaged region.

- The minority carrier lifetime, thickness removed, and reflectance values (measured experimentally) and effective surface recombination (deduced from peak minority carrier lifetime measured) of the step etched wafers are used in these calculations.
Figure 5.1 Illustration of layered model of the surface damage on a silicon wafer.

- Continuity equation for the excess carrier density in an n type wafer at a given depth \( z \) can be written as,

\[
\frac{\Delta n(z)}{\tau_n} = G(z) + D_n \frac{d^2[\Delta n(z)]}{dz^2}
\]  

where,

\( \Delta n(z) = \) Excess minority carrier density,
\( G(z) = \) Generation rate,
\( D_n = \) Diffusion coefficient,
\( \tau_n = \) Minority carrier lifetime,

- Assuming the incoming light flux on the front surface of the wafer to be \( \Phi_0 \), the light flux at plane \( z \) is [see Figure 5.2],

\[
\Phi(z) = \Phi_0 (1 - R) e^{-\alpha z}
\]  

where,
\[ \alpha = \text{Absorption coefficient of incoming light in silicon}, \]

\[ R = \text{Reflectance}, \]

Figure 5.2 An illustration of a silicon wafer sample illuminated from one side.

- The generation rate is equal to the rate at which incident photons are being absorbed,
  Within a finite length \( dz \),

\[
G(z) \cdot dz = \Phi(z) - \Phi(z + dz) \\
= \left[ \frac{d\Phi(z)}{dz} \right] \cdot dz \\
= (1 - R)\Phi_0\alpha e^{-\alpha z}dz
\]  

(5.3)

So, using eq. (5.3), eq. (5.1) can be written as,

\[
\frac{\Delta n(z)}{\tau_n} = (1 - R)\Phi_0\alpha e^{-\alpha z}dz + D_n \cdot \frac{d^2[\Delta n(z)]}{dz^2}
\]  

(5.4)

The general solution for this equation is,
\[ \Delta n(z) = A \cdot e^{-\frac{z}{L_n}} + B \cdot e^{\frac{z}{L_n}} + C \cdot e^{-\alpha z} \quad (5.5) \]

Substituting eq. (5.5) in eq. (5.4) yields,

\[ C = \left[ \frac{(1 - R)\Phi_0 \alpha \tau_n}{1 - \alpha^2 L_n^2} \right] \]

- We will define boundary conditions for the above equation (5.5) after each layer of damage \( z_1, z_2, z_3, \ldots, z_n \) is removed from each wafer surface,

\[ D_n \left[ \frac{d[\Delta n(z)]}{dz} \right] = S_1 \Delta n(z) \quad \text{at } z_n = 0 \quad (5.6) \]

and,

\[ D_n \left[ \frac{d[\Delta n(z)]}{dz} \right] = -S_2 \Delta n(z) \quad \text{at } z_n = W \quad (5.7) \]

Applying these boundary conditions eq. (5.6) and eq. (5.7) to eq. (5.5) will yield the constants A and B,

\[
A = C \left\{ \frac{(S_2 - \alpha L_n)(1 - S_1)e^{-\alpha W_n} + (S_1 + \alpha L_n)(1 + S_2)e^{\frac{W_n}{L_n}}}{(1 - S_1)(1 - S_2)e^{-\frac{W_n}{L_n}} - (1 + S_1)(1 + S_2)e^{\frac{W_n}{L_n}}} \right\}
\]

62
\[ B = C \left\{ \frac{(S_2 - \alpha L_n)(1 + S_1)e^{-\alpha W_n} + (S_1 + \alpha L_n)(1 - S_2)e^{-\frac{W_n}{L_n}}}{(1 - S_1)(1 - S_2)e^{-\frac{W_n}{L_n}} - (1 + S_1)(1 + S_2)e^{\frac{W_n}{L_n}}} \right\} \]

\( W_n = \) wafer thickness after the removal of a damage layer (If \( z_n \) is the thickness of the damage layer removed in each step and \( W \) is the original wafer thickness, the resultant wafer thickness will be \( W_n = W - (2z_n) \))

- The resultant excess carrier concentration \( \Delta n(z) \) is integrated over the whole damage layer thickness to obtain the recombination rate at that surface using following equation,

\[
\frac{1}{\tau_s} = -D_n \left[ \frac{d[\Delta n(z)]}{dz} \right]_{z_n} = \frac{2S}{z_n} \quad \text{at } z = z_n
\]

- Any changes in diffusion and/or absorption coefficient values result in the \( \Delta n(z) \) curve and in turn cause changes to \( S \). \( S \) is plotted against the thickness removed from each side, the graph will represent a more accurate in-depth damage distribution.

### 5.3 Results and Discussion

As-sawn crystalline silicon samples (approx. 1 ohm-cm resistivity, both n type and p type) cut from different ingots using DWC method are chosen for analysis. Using the formalism mentioned in Section 5.2, \( \Delta p(z) \) plots for the entire sample thickness are
generated. Figure 5.3 shows the $\Delta p(z)$ vs z plots for n type thin wafer (145 $\mu$m) etched for different times.

Absorption and diffusion coefficients are taken as $\alpha$=306 /cm, $D_n$=12 cm$^2$/s. 900nm wavelength light of photon flux equivalent to 10 sun intensity is used for calculations. (While measuring the lifetime, the long-pass filter in the Sinton’s system cuts off the visible light and only allows NIR spectrum of light). Reflectance data obtained from the measurements is used in these calculations.

![Figure 5.3](image)

**Figure 5.3** Change in excess carrier density as a function of etch depth and location in the sample.

Table 5.1 provides the details of sample thickness and damage layer removed, and effective lifetime measured. Bulk lifetime of the material is estimated from the assumption that the peak lifetime (1590 $\mu$s in this case) is realized when $S_{\text{eff}}$=2 cm/s. From this bulk lifetime value, $S_{\text{eff}}$ values for various steps have been calculated.
Table 5.1 Material Property Values of n-type Si DCW Wafer Quarters Etched for Different Times

<table>
<thead>
<tr>
<th>$\tau_{\text{Bulk}}$ (µs)</th>
<th>$S_{\text{eff}}$ (cm/s)</th>
<th>Damage removed both sides (µm)</th>
<th>Sample final thickness (µm)</th>
<th>$\tau_{\text{eff}}$ (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>3036</td>
<td>10475.44</td>
<td>0.00</td>
<td>147.69</td>
<td>0.7</td>
</tr>
<tr>
<td>3036</td>
<td>1020.94</td>
<td>2.17</td>
<td>145.52</td>
<td>7.11</td>
</tr>
<tr>
<td>3036</td>
<td>31.96</td>
<td>3.30</td>
<td>144.95</td>
<td>211</td>
</tr>
<tr>
<td>3036</td>
<td>5.41</td>
<td>5.25</td>
<td>142.44</td>
<td>918</td>
</tr>
<tr>
<td>3036</td>
<td>3.13</td>
<td>7.10</td>
<td>140.59</td>
<td>1290</td>
</tr>
<tr>
<td>3036</td>
<td>2.09</td>
<td>10.72</td>
<td>137.53</td>
<td>1580</td>
</tr>
<tr>
<td>3036</td>
<td>2.00</td>
<td>14.71</td>
<td>133.54</td>
<td>1590</td>
</tr>
<tr>
<td>3036</td>
<td>2.12</td>
<td>19.01</td>
<td>129.24</td>
<td>1520</td>
</tr>
<tr>
<td>3036</td>
<td>2.74</td>
<td>25.16</td>
<td>123.09</td>
<td>1290</td>
</tr>
</tbody>
</table>

The integral of this excess carrier density is proportional to the sample conductivity. When these $\Delta p(z)$ values are normalized and plotted against the normalized effective lifetime values, these two graphs will overlap and confirm the validity of the calculations.

Figure 5.4 Normalized excess carrier density and lifetime plot as a function of thickness removed from each surface (n type 150 µm thick wafer).
Change in diffusion coefficient or absorption coefficient does not result in significant shift in the $\Delta p(z)$ profile. This can be justified because of the dominating effect of recombination term in the initial high damage layers. For these damage layers, the $S_{\text{eff}}$ would be a proper term to define the local recombination distribution. As damage is being removed from the wafer surface, the diffusion and absorption coefficients reach the values of unperturbed silicon. The surface recombination becomes less effective compared to the diffusion and absorption parameters.

A similar calculation is performed for p type silicon and the absorption coefficient is assumed to be the same as for n type silicon, i.e. $\alpha=306$ $/\text{cm}$, but the diffusion coefficient ($D_n$) has been assumed to be 36 $\text{cm}^2/\text{s}$. Figure 5.5 shows change in $\Delta n(z)$ as a function of etch depth.

![Graph showing change in $\Delta n(z)$ as a function of etch depth.](image)

**Figure 5.5** Normalized excess carrier density and lifetime plot as a function of thickness removed from each surface (p type 200 $\mu\text{m}$ thick wafer).

Table 5.2 provides the details of sample thickness and damage layer removed, and effective lifetime measured.
Table 5.2 Material Property Values of p-type Si DCW Wafer Quarters Etched for Different Times

<table>
<thead>
<tr>
<th>( \tau_{\text{Bulk}} (\mu s) )</th>
<th>( S_{\text{eff}} ) (cm/s)</th>
<th>Damage removed both sides (µm)</th>
<th>Sample final thickness (µm)</th>
<th>( \tau_{\text{eff}} ) (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>463</td>
<td>9862.67</td>
<td>0.00</td>
<td>197.68</td>
<td>1</td>
</tr>
<tr>
<td>463</td>
<td>314.69</td>
<td>2.98</td>
<td>194.70</td>
<td>29</td>
</tr>
<tr>
<td>463</td>
<td>37.73</td>
<td>6.12</td>
<td>191.56</td>
<td>164</td>
</tr>
<tr>
<td>463</td>
<td>12.60</td>
<td>7.69</td>
<td>189.99</td>
<td>287</td>
</tr>
<tr>
<td>463</td>
<td>4.43</td>
<td>10.53</td>
<td>187.15</td>
<td>380</td>
</tr>
<tr>
<td>463</td>
<td>2.66</td>
<td>12.86</td>
<td>189.12</td>
<td>410</td>
</tr>
<tr>
<td>463</td>
<td>2.12</td>
<td>16.50</td>
<td>185.48</td>
<td>419</td>
</tr>
<tr>
<td>463</td>
<td>2.17</td>
<td>21.25</td>
<td>180.73</td>
<td>417</td>
</tr>
<tr>
<td>463</td>
<td>2.01</td>
<td>25.92</td>
<td>176.06</td>
<td>419</td>
</tr>
</tbody>
</table>

By considering the addition of damage layers (theoretically) on top of the single layer model discussed above, and solving for the excess carrier density in these layers, will yield a \( \Delta n(z) \) profile similar to the Gaussian shown in Figure 5.6. Local recombination distribution \((S)\) can be obtained using the following Equation (5.8) provided that \( D_n \) and \( \alpha \) of the layers are known accurately.

\[
D_n \left[ \frac{d[\Delta n(z)]}{dz} \right] = S . \Delta n(z) \quad \text{at } z = z_n \tag{5.8}
\]

This local recombination value \((S)\) obtained from the above equation when plotted against the damage removed from each surface will yield an accurate in-depth damage distribution profile.
Figure 5.6 Illustration of Excess carrier density as a function of depth in silicon wafer for a three layer model (A bulk layer and a damage layer on each side of it), red colored parts of the curve illustrate the minority carrier concentration profiles in the damaged layers.
CHAPTER 6
CONCLUSIONS

Experimental and theoretical exploration of the in-depth damage of as-sawn silicon wafers from this work will allow the following recommendations:

1. Sequential etching of silicon surfaces can be performed with accuracy and minority carrier lifetime measurement has been established as a reliable means for the evaluation of damage depth in crystalline silicon wafers.

2. Crystalline silicon wafers cut with various wire/grit sizes are analyzed using the sequential etching and minority carrier lifetime measurement technique. Grit size and wire usage have high impact on damage depth. The lower wire usage and bigger grit sizes produce high damage on the wafer surface.

3. Degree of damage can be estimated from etching experiments. A lower initial etch rate implies that the degree of the surface damage is lower. Lower wire usage i.e. more fresh wire fed into the system for cutting wafers will result in lesser surface roughness and smaller in-depth damage.

4. Theoretical evaluations suggest that absorption in damaged layer has minimal influence on effective minority carrier lifetime measurements; generally, effective surface recombination velocity ($S_{eff}$) is sufficient to describe the in-depth distribution of damage.

5. Accurate knowledge of diffusion coefficient ($D_n$) and effective minority carrier lifetime of the damage layers is necessary for solving the multilayer model for the determination of in-depth damage distribution in silicon wafers.
REFERENCES


Johnston, S., Yan, F., Al-Jassim, M., Dorn, D., Zaunbrecher, K., Sidelkheir, O., and Ounadjela, K. (2012, June 3-8). *Comparison of Photoluminescence Imaging on
Starting Multi-Crystalline Silicon Wafers to Finished Cell Performance, Paper presented at the 38th IEEE Photovoltaic Specialists Conference, Austin, TX, DOI: 10.1109/PVSC.2012.6318025.


