TiN/HfO2/SiO2/Si gate stacks reliability: Contribution of HfO2 and interfacial SiO2 layer

Nilufa Rahim
New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/dissertations

Recommended Citation
https://digitalcommons.njit.edu/dissertations/242

This Dissertation is brought to you for free and open access by the Electronic Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Dissertations by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.
Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be “used for any purpose other than private study, scholarship, or research.” If a user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of “fair use” that user may be liable for copyright infringement.

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation.

Printing note: If you do not wish to print this page, then select “Pages from: first page # to: last page #” on the print dialog screen.
The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.
ABSTRACT

TiN/HfO$_2$/SiO$_2$/Si GATE STACKS RELIABILITY: CONTRIBUTION OF HfO$_2$ AND INTERFACIAL SiO$_2$ LAYER

by

Nilufa Rahim

Hafnium Oxide based gate stacks are considered to be the potential candidates to replace SiO$_2$ in complementary metal-oxide-semiconductor (CMOS), as they reduce the gate leakage by over 100 times while keeping the device performance intact. Even though considerable performance improvement has been achieved, reliability of high-κ devices for the next generation of transistors (45nm and beyond) which has an interfacial layer (IL: typically SiO$_2$) between high-κ and the substrate, needs to be investigated. To understand the breakdown mechanism of high-κ/SiO$_2$ gate stack completely, it is important to study this multi-layer structure extensively. For example, (i) the role of SiO$_2$ interfacial layers and bulk high-κ gate dielectrics without any interfacial layer can be investigated separately while maintaining same growth conditions; (ii) the evolution of breakdown process can be studied through stress induced leakage current (SILC); (iii) relationship of various degradation mechanisms such as negative bias temperature instability (NBTI) with that of the dielectric breakdown; and (iv) a fast evaluation process to estimate statistical breakdown distribution.

In this dissertation a comparative study was conducted to investigate individual breakdown characteristics of high-κ/IL (ISSG SiO$_2$)/metal gate stacks, in-situ steam generated (ISSG)-SiO$_2$ MOS structures and HfO$_2$-only metal-insulator-metal (MIM) capacitors. Experimental results indicate that after constant voltage stress (CVS) identical degradation for progressive breakdown and SILC were observed in high-κ/IL and SiO$_2$-
only MOS devices, but HfO₂-only MIM capacitors showed insignificant SILC and progressive breakdown until it went into hard breakdown. Based on the observed SILC behavior and charge-to-breakdown (Q_{BD}), it was inferred that interfacial layer initiates progressive breakdown of metal gate/high-κ gate stacks at room temperature. From normalized SILC (ΔJ_g/J_{g0}) at accelerated temperature and activation energy of the time-to-breakdown (T_{BD}), it was observed that IL initiates the gate stack breakdown at higher temperatures as well. A quantitative agreement was observed for key parameters of NBTI and time dependent dielectric breakdown (TDDB) such as the activation energies of threshold voltage change and SILC. The quality and thickness variation of the IL causes similar degradation on both NBTI and TDDB indicating that mechanism of these two reliability issues are related due to creation of identical defect types in the IL.

CVS was used to investigate the statistical distribution of T_{BD}, defined as soft or first breakdown where small sample size was considered. As T_{BD} followed Weibull distribution, large sample size was not required. Since the failure process in static random access memory (SRAM) is typically predicted by the realistic TDDB model based on gate leakage current (I_{FAIL}) rather than the conventional first breakdown criterion, the relevant failure distributions at I_{FAIL} are non-Weibull including the progressive breakdown (PBD) phase for high-κ/metal gate dielectrics. A new methodology using hybrid two-stage stresses has been developed to study progressive breakdown phase further for high-κ and SiO₂. It is demonstrated that VRS can be used effectively for quantitative reliability studies of progressive breakdown phase and final breakdown of high-κ and other dielectric materials; thus it can replace the time-consuming CVS measurements as an efficient methodology and reduce the resources manufacturing cost.
TiN/HfO$_2$/SiO$_2$/Si GATE STACKS RELIABILITY: CONTRIBUTION OF HfO$_2$
AND INTERFACIAL SiO$_2$ LAYER

by
Nilufa Rahim

A Dissertation
Submitted to the Faculty of
New Jersey Institute of Technology
in Partial Fulfillment of the Requirements for the Degree of
Doctor of Philosophy in Electrical Engineering

Department of Electrical and Computer Engineering

January 2011
TiN/HfO$_2$/SiO$_2$/Si GATE STACKS RELIABILITY: CONTRIBUTION OF HfO$_2$ AND INTERFACIAL SiO$_2$ LAYER

Nilufa Rahim

Dr. Durgamadhab Misra, Dissertation Advisor
Professor of Electrical and Computer Engineering, NJIT

Dr. Haim Grebel, Committee Member
Professor of Electrical and Computer Engineering, NJIT

Dr. Leonid Tsybeskov, Committee Member
Professor of Electrical and Computer Engineering, NJIT

Dr. Marek Sosnowski, Committee Member
Professor of Electrical and Computer Engineering, NJIT

Dr. Roland A. Levy, Committee Member
Distinguished Professor of Physics, NJIT

Dr. Ernest Wu, Committee Member
Senior Technical Staff Member, Microelectronics Division, IBM
BIOGRAPHICAL SKETCH

Author: Nilufa Rahim

Degree: Doctor of Philosophy

Date: January 2011

Undergraduate and Graduate Education:

- Doctor of Philosophy in Electrical Engineering, New Jersey Institute of Technology, Newark, NJ, 2011
- Master of Science in Electrical Engineering, New Jersey Institute of Technology, Newark, NJ, 2004
- Bachelor of Science in Electrical Engineering, Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, 2000

Major: Electrical Engineering

Presentations and Publications:


Nilufa Rahim, and Durga Misra, “Elevated Temperature Breakdown Study for High-$\kappa$/Metal Gate Stacks”, The Dana Knox Student Research Showcase, NJIT, Newark, NJ, April 8,2009.


To my family
ACKNOWLEDGMENT

I am heartily thankful to my dissertation advisor, Dr. Durgamadhab Misra, whose supervision, encouragement, and support throughout this research work enabled me to develop an understanding of the subject. He not only guided me through when I needed assistance in ideas, also helped me enormously to be independent. I am very much grateful to Dr. Ernest Wu for guiding me during my Co-Op at IBM. I was able to learn a lot from him and most importantly I was motivated by him immensely. I also want to thank all my committee members, Dr. Haim Grebel, Dr. Leonid Tsybeskov, Dr. Marek Sosnowski and Dr. Roland Levy for their valuable suggestions.

This research work was supported by various funding source as NSF, ECE department and C2PRISM of NJIT, IBM at Vermont. I am expressing my gratitude for supporting my work.

I am indebted to Dr. John Aitken, my manager during my Co-Op at IBM, for his continuous inspiration, encouragement and support. My colleagues and friends at NJIT have always given me technical and moral support during this time of research work. I want to take this opportunity to thank Amrita Banerjee, Dr. Naser Chowdhury and Dr. Purushothaman Srinivasan in this regard.

Lastly, I am extremely thankful to my family specially my parents who have taught me to dream. Heartfelt gratitude to my husband, Abdullah Ahmed who supported me single handedly, my sister, Selina Mala for her support. Finally, thanks to my son, Shayaan Ahmed, who was my most inspiration in this journey.
### TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>INTRODUCTION, MOTIVATION AND OBJECTIVES</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Motivation and Approach</td>
<td>5</td>
</tr>
<tr>
<td>1.3 Objectives</td>
<td>7</td>
</tr>
<tr>
<td>1.3.1 Time Dependent Dielectric Breakdown (TDDB)</td>
<td>7</td>
</tr>
<tr>
<td>1.3.2 Stressed-Induced Leakage Current (SILC)</td>
<td>8</td>
</tr>
<tr>
<td>1.3.3 Negative Bias Temperature Instability (NBTI)</td>
<td>9</td>
</tr>
<tr>
<td>1.4 Dissertation Organization</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>RELIABILITY ISSUES OF HIGH-κ DIELECTRICS: CURRENT STATUS</td>
<td>12</td>
</tr>
<tr>
<td>2.1 Introduction</td>
<td>12</td>
</tr>
<tr>
<td>2.2 Breakdown Behaviors of HfO₂ under DC Stress</td>
<td>14</td>
</tr>
<tr>
<td>2.2.1 Trap Generation in Bulk Oxide</td>
<td>14</td>
</tr>
<tr>
<td>2.2.2 Stress Induced Leakage Current (SILC)</td>
<td>15</td>
</tr>
<tr>
<td>2.2.3 Soft Breakdown of HfO₂ with Constant Voltage Stress</td>
<td>19</td>
</tr>
<tr>
<td>2.2.4 Progressive Breakdown (PBD regime)</td>
<td>22</td>
</tr>
<tr>
<td>2.2.5 Hard Breakdown (HBD)</td>
<td>24</td>
</tr>
<tr>
<td>2.3 High-κ/IL Breakdown Mechanism</td>
<td>24</td>
</tr>
<tr>
<td>2.4 NBTI of High- κ/Metal Gate</td>
<td>27</td>
</tr>
<tr>
<td>2.4.1 Degradation Mechanism of NBTI for SiO₂</td>
<td>27</td>
</tr>
<tr>
<td>2.4.2 Degradation Mechanism of NBTI in High- κ</td>
<td>29</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.5 PBTI of High-κ/Metal Gate</td>
<td>30</td>
</tr>
<tr>
<td>2.6 Breakdown by Ramped Voltage Stress</td>
<td>31</td>
</tr>
<tr>
<td>2.7 Chapter Summary</td>
<td>33</td>
</tr>
<tr>
<td>3 DEVICE FABRICATION AND ELECTRICAL CHARACTERIZATION</td>
<td>35</td>
</tr>
<tr>
<td>3.1 Introduction</td>
<td>35</td>
</tr>
<tr>
<td>3.2 TiN/HfO(_2) based MOS Devices Fabrication</td>
<td>35</td>
</tr>
<tr>
<td>3.2.1 Interfacial Layer Growth</td>
<td>37</td>
</tr>
<tr>
<td>3.3 Electrical Characterization</td>
<td>37</td>
</tr>
<tr>
<td>3.3.1 Capacitance-Voltage (C-V) Measurement</td>
<td>38</td>
</tr>
<tr>
<td>3.3.2 Conductance Measurement</td>
<td>38</td>
</tr>
<tr>
<td>3.3.3 Stress Measurement</td>
<td>39</td>
</tr>
<tr>
<td>3.3.3.1 Constant Voltage Stress</td>
<td>40</td>
</tr>
<tr>
<td>3.3.3.2 Negative Bias Temperature Instability (NBTI)</td>
<td>43</td>
</tr>
<tr>
<td>3.3.3.3 Stress-Induced Leakage Current (SILC) Measurement</td>
<td>44</td>
</tr>
<tr>
<td>3.3.3.4 Differential Resistance</td>
<td>45</td>
</tr>
<tr>
<td>3.3.4 TDDB (Time Dependent Dielectric Breakdown) Measurement</td>
<td>46</td>
</tr>
<tr>
<td>3.3.5 Weibull Statistics of Time-to-Breakdown</td>
<td>47</td>
</tr>
<tr>
<td>3.3.6 Voltage Ramp Stress (VRS) Measurement</td>
<td>48</td>
</tr>
<tr>
<td>3.4 Chapter Summary</td>
<td>50</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS
(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>CONSTANT VOLTAGE STRESS AND TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB)</td>
</tr>
<tr>
<td>4.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>4.2</td>
<td>Constant Voltage Stress at Room Temperature</td>
</tr>
<tr>
<td>4.2.1</td>
<td>Gate Current Analysis with Stress Time</td>
</tr>
<tr>
<td>4.2.2</td>
<td>Analysis with Electric Field Dependence</td>
</tr>
<tr>
<td>4.3</td>
<td>Analysis with Stress-Induced Leakage Current</td>
</tr>
<tr>
<td>4.3.1</td>
<td>Analysis with Differential Resistance</td>
</tr>
<tr>
<td>4.3.2</td>
<td>Voltage Dependence of SILC</td>
</tr>
<tr>
<td>4.3.2.1</td>
<td>Stress Voltage Dependence of SILC</td>
</tr>
<tr>
<td>4.3.2.2</td>
<td>Sense Voltage Dependence of SILC</td>
</tr>
<tr>
<td>4.3.3</td>
<td>Normalized SILC Comparison: Varying Interfacial Layer</td>
</tr>
<tr>
<td>4.4</td>
<td>Charge to Breakdown ($Q_{BD}$) Analysis</td>
</tr>
<tr>
<td>4.5</td>
<td>Constant Voltage Stress at Elevated Temperature</td>
</tr>
<tr>
<td>4.6</td>
<td>Temperature Dependence of SILC</td>
</tr>
<tr>
<td>4.7</td>
<td>TDDB: Temperature Dependence</td>
</tr>
<tr>
<td>4.8</td>
<td>Chapter Summary</td>
</tr>
<tr>
<td>5</td>
<td>CORRELATION OF NEGATIVE BIAS TEMPERATURE INSTABILITY AND BREAKDOWN</td>
</tr>
<tr>
<td>5.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>5.2</td>
<td>NBTI Degradation with Time and Temperature</td>
</tr>
</tbody>
</table>
### TABLE OF CONTENTS

(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.3 Time-to-Breakdown Comparison during NBTI and TDDB</td>
<td>88</td>
</tr>
<tr>
<td>5.4 Activation Energy of $\Delta V_{th}$ and SILC</td>
<td>91</td>
</tr>
<tr>
<td>5.5 NBTI and TDDB Dependence on IL Thickness</td>
<td>93</td>
</tr>
<tr>
<td>5.6 NBTI and TDDB Dependence on High-(\kappa) Layer Thickness</td>
<td>94</td>
</tr>
<tr>
<td>5.7 Chapter Summary</td>
<td>96</td>
</tr>
<tr>
<td>6 PROGRESSIVE BREAKDOWN AND NON-WEIBULL FAILURE DISTRIBUTION OF HIGH-K DIELECTRIC BY RAMP VOLTAGE STRESS</td>
<td>97</td>
</tr>
<tr>
<td>6.1 Introduction</td>
<td>97</td>
</tr>
<tr>
<td>6.2 Experimental Setup</td>
<td>98</td>
</tr>
<tr>
<td>6.3 Conversion from Voltage Domain to Time Domain</td>
<td>100</td>
</tr>
<tr>
<td>6.4 Progressive Breakdown Time by VRS</td>
<td>106</td>
</tr>
<tr>
<td>6.5 Area Independence of Progressive Breakdown Voltage</td>
<td>111</td>
</tr>
<tr>
<td>6.6 Time-to-Fail by VRS</td>
<td>113</td>
</tr>
<tr>
<td>6.6.1 Time-to-Fail of Thick and Thin SiO$_2$</td>
<td>113</td>
</tr>
<tr>
<td>6.6.2 Time-to-Fail of High-(\kappa)/SiO$_2$ Gate Stack</td>
<td>115</td>
</tr>
<tr>
<td>6.6.3 Temperature Acceleration of High-(\kappa) Gate Stack by VRS and CVS</td>
<td>116</td>
</tr>
<tr>
<td>6.7 Weak Link</td>
<td>118</td>
</tr>
<tr>
<td>6.8 Chapter Summary</td>
<td>118</td>
</tr>
<tr>
<td>7 SUMMARY AND FUTURE WORK</td>
<td>119</td>
</tr>
<tr>
<td>Chapter</td>
<td>Page</td>
</tr>
<tr>
<td>------------------</td>
<td>------</td>
</tr>
<tr>
<td>7.1 Summary</td>
<td>119</td>
</tr>
<tr>
<td>7.2 Future Work</td>
<td>121</td>
</tr>
</tbody>
</table>
# LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>2</td>
</tr>
<tr>
<td>1.2</td>
<td>3</td>
</tr>
<tr>
<td>5.1</td>
<td>85</td>
</tr>
</tbody>
</table>

1.1 LSTP Technology Requirements from ITRS 2009 Winter Meeting
1.2 Minimum Requirements of High-κ Gate Dielectric
5.1 Gate Stacks with Various High-κ and Interfacial Layer Quality and Thickness
### LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>TiN gate with HfO₂/In Situ Steam generated (ISSG) SiO₂ on p-Si</td>
<td>6</td>
</tr>
<tr>
<td>1.2</td>
<td>Two test structures to study breakdown characteristics (a) Metal-Insulator-Metal (MIM) capacitor with HfO₂ and (b) TiN gate with ISSG SiO₂</td>
<td>7</td>
</tr>
<tr>
<td>2.1</td>
<td>(a) $T_{BD}$ versus $V_G$ and (b) $T_{BD}$ versus temperature for 2.15-nm oxides (SiO₂) using p+poly/n-Si capacitors (+ $V_G$)</td>
<td>13</td>
</tr>
<tr>
<td>2.2</td>
<td>Fermi-derivative energy distribution of the traps. Here trap energy was found to be $\phi_t = 0.35$ eV</td>
<td>14</td>
</tr>
<tr>
<td>2.3</td>
<td>Schematic energy-band diagram showing (a) direct tunneling of electrons from the cathode to the anode contact, (b) Fowler-Nordheim tunneling of electrons from the cathode to the bottom of the SiO₂ conduction band with subsequent ballistic transport through the oxide to the anode, (c) two examples of trap-assisted tunneling in the direct tunneling regime including the use of both interfacial and bulk oxide sites, and (d) direct tunneling with barrier (field) distortion caused by trapped negative and positive oxide charges</td>
<td>16</td>
</tr>
<tr>
<td>2.4</td>
<td>Fresh and post ramp-stress I-V characteristics for 4.5nm NMOS oxides</td>
<td>17</td>
</tr>
<tr>
<td>2.5</td>
<td>SILC evolutions with stress time for various splits of high-κ gate stacks. SILC is sensed at $V_g = 2$ V</td>
<td>19</td>
</tr>
<tr>
<td>2.6</td>
<td>Schematic illustration of the new spheres model for intrinsic oxide breakdown simulation based on trap generation and conduction via traps. A breakdown path is indicated by the shaded spheres</td>
<td>20</td>
</tr>
<tr>
<td>2.7</td>
<td>Gate current density during constant voltage stress showing soft breakdown of HfO₂ MOS capacitors with EOT 1.4 nm</td>
<td>20</td>
</tr>
<tr>
<td>2.8</td>
<td>Competing sequences of trap generation, percolation (small black dots) and subsequent wear out (dots growing) on a given capacitor</td>
<td>21</td>
</tr>
<tr>
<td>2.9</td>
<td>Gate current measured interrupting stress for ultrathin SiO₂ oxide showing SILC, SBD and HBD</td>
<td>22</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>2.10</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Example of the time dependence of gate leakage $I_g$ during CVS at $V_G = -1.9$ V, in TiN/HfO$_2$/SiO$<em>2$ pFETs of $3.328 \times 10^{-7}$ cm$^2$ gate area. Progressive breakdown time, $T</em>{PBD}$ is the time of growth of percolation path which is the time between HBD and 1$^{st}$ BD.</td>
<td></td>
</tr>
<tr>
<td>2.11</td>
<td>23</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Example of exponential growth of the current $I_g$ during the PBD phase. The dotted line is the exponential fit to the measured current.</td>
<td></td>
</tr>
<tr>
<td>2.12</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The proposed mechanism for the gradual increase of gate leakage through pMOSFETs (HfAlO$_x$/SiO$_2$ = 5.1/2.2 nm) under negative stress. (a) Before breakdown, (b) after the first SBD of the high-$\kappa$ layer, (c) successive multiple SBDs occur, (d) until the HBD occurs due to the layer breakdown of the interfacial layer (IL).</td>
<td></td>
</tr>
<tr>
<td>2.13</td>
<td>26</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Observed breakdown strength with dielectric constant.</td>
<td></td>
</tr>
<tr>
<td>2.14</td>
<td>29</td>
<td></td>
</tr>
<tr>
<td></td>
<td>The dissociation of Si-H bonds at the Si-SiO$_2$ interface triggered by hole is shown schematically. Passivation along with dissociation of these Si-H bonds also occurs at the same time.</td>
<td></td>
</tr>
<tr>
<td>2.15</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reversible threshold voltage change by applying alternating negative ($V_T-1$V) and positive bias (+1V) for 1000s cycle. Two gate stacks has 2 and 3 nm HfO$_2$ with identical 1.1 nm ISSG-SiO$_2$ as interfacial layer. Both stress and relaxation phases show fast and slow components.</td>
<td></td>
</tr>
<tr>
<td>2.16</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td>(left)</td>
<td>(left) SILC and $V_T$-shift shows direct correlation at both room and high temperature. (Right) High-$\kappa$/MG band diagram during PBT stressing showing tunneling and charge trapping in the bulk HfO$_2$. DT is direct tunneling and TAT is trap-assisted tunneling.</td>
<td></td>
</tr>
<tr>
<td>(right)</td>
<td>(left) Current-time traces during CVS for high-$\kappa$ nFETs. (Right) Time-to-breakdown ($T_{BD}$) distributions with Weibull slope, $\beta \sim 0.8$ determined from current time traces (left figure) using a breakdown criteria of 1 $\mu$A at monitoring condition.</td>
<td></td>
</tr>
<tr>
<td>3.1</td>
<td>39</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Schematic of a band diagram during constant voltage stress (CVS) showing the flow of electrons from cathode to anode side.</td>
<td></td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>3.2</td>
<td>Constant voltage stress (CVS) set-up for MOSFET. For time-dependent dielectric measurement, source, drain and substrate are grounded and bias voltage is applied at the gate. Gate current, $I_g$ is measured simultaneously.</td>
<td>40</td>
</tr>
<tr>
<td>3.3</td>
<td>The energy band diagram in flatband condition with $E_c$ the Si conduction band, $E_v$ the Si valence band, $E_f$ the semiconductor Fermi level, $E_g$ the band gap, $\phi_s$ the semiconductor work function, $\phi_m$ the metal work function, $\phi_{b,1}$ the potential barrier for the interface and $\phi_{b,2}$ for the high-$\kappa$, $\phi_{ms}$ the work function difference and $\chi$ the semiconductor electron affinity. The EOT of the stack is 1.6 nm with p-Si substrate, 1 nm interfacial SiO$<em>2$, 3 nm high-$\kappa$ dielectric ($\kappa = 20$, $\phi</em>{b,2} = 1.5$ eV) and a mid gap metal gate electrode.</td>
<td>42</td>
</tr>
<tr>
<td>3.4</td>
<td>(a) Gate injection: If a negative bias at the gate is applied electrons tunnel from the gate electrode through the high-$\kappa$ and then the interfacial layer. (b) Substrate injection: With a positive bias applied electrons tunnel from the Si substrate towards the electrode. Already at relative low voltages electrons start to enter the high-$\kappa$ conduction band and tunnel only through the interfacial layer.</td>
<td>43</td>
</tr>
<tr>
<td>3.5</td>
<td>Fresh and post ramp-stress I-V characteristics for high-$\kappa$ nMOS devices in inversion. Stress voltage was 2.4V and post-stress current measured at low voltage shown in the figure was measured after 1000 seconds stress.</td>
<td>45</td>
</tr>
<tr>
<td>3.6</td>
<td>Weibull distribution of $T_{BD}$ for thick SiO$<em>2$ nFET capacitors in accumulation. Symbols represent experimental $T</em>{BD}$ data and line is a Weibull fit using maximum likelihood estimation (MLE). Weibull slope, $\beta$ was 2.5 and $\eta$ (or $t_{63%}$) was 7110 seconds found from the fit.</td>
<td>48</td>
</tr>
<tr>
<td>3.7</td>
<td>Schematic of voltage ramp stress. Small voltage step was chosen to approximate linear ramp and also avoid the granularity effect.</td>
<td>49</td>
</tr>
<tr>
<td>3.8</td>
<td>(a) Fail voltage ($V_{FAIL}$) was extracted from the $I_g$-$V_g$ curve based on a specific failure current, $I_{FAIL}$ (10$\mu$A here), (b) an example of $V_{FAIL}$ distribution for high-$\kappa$ pFETs. Specific failure current was 100$\mu$A in this case as high-$\kappa$ pFETs show significant progressive breakdown phase.</td>
<td>50</td>
</tr>
<tr>
<td>4.1</td>
<td>Gate current with stress time at CVS (5.1V) at 25$^0$C for TiN/HfO$_2$/IL (SiO$_2$)/Si under substrate injection. Different degradation phases as trapping, SBD, PBD and HBD can be observed. It is important to note that PBD time is observed to be very short for this stress condition.</td>
<td>53</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td>-------</td>
</tr>
<tr>
<td>4.2</td>
<td>(a), (b) Gate current evolution at CVS (2.2V, 250°C) for TiN/SiO2/Si nMOS capacitor</td>
<td>54</td>
</tr>
<tr>
<td>4.3</td>
<td>Gate current with stress time at CVS (2.6V, 250°C) for ALD TiN/HfSiO(10% SiO2)/TiN MIM-C</td>
<td>55</td>
</tr>
<tr>
<td>4.4</td>
<td>I-V characteristics under ramped voltage stress (RVS) applied on n+ -ringed nMOS-C. $E_{BD} \approx 17$ MV/cm is comparable with the theoretical value of ~ 15 MV/cm</td>
<td>56</td>
</tr>
<tr>
<td>4.5</td>
<td>I-V characteristics under RVS applied on HfSi$<em>{x}$O$</em>{y}$ (10% SiO$<em>2$) based MIM capacitors. $E</em>{BD} \approx 6.5$ MV/cm is comparable with the theoretical value of ~ 7 MV/cm</td>
<td>57</td>
</tr>
<tr>
<td>4.6</td>
<td>Stress induced leakage current (SILC) in TiN/HfO$_2$/IL (SiO$_2$)/Si. These $I_g$-$V_g$ measurements taken at stress intervals show gradual increase in gate current for the measured voltage range. Few orders of magnitude increase in $I_g$ is observed from SILC to soft breakdown mode</td>
<td>58</td>
</tr>
<tr>
<td>4.7</td>
<td>Stress induced leakage current (SILC) in TiN/SiO$_2$/Si nMOS-C</td>
<td>59</td>
</tr>
<tr>
<td>4.8</td>
<td>Stress induced leakage current (SILC) in TiN/HfO$_2$/TiN MIM-C. Sense current did not show any SILC in the form of a gate current increase</td>
<td>60</td>
</tr>
<tr>
<td>4.9</td>
<td>Differential resistance of the dielectric for (a) HfO$_2$/IL gate stack; (b) ISSG SiO$_2$-only nMOS-C; (c) metal-insulator-metal capacitors</td>
<td>61</td>
</tr>
<tr>
<td>4.10</td>
<td>Stress voltage dependence of stress-induced leakage current for TiN/HfO$_2$/SiO$_2$ (3 nm/2.1 nm) nMOS capacitors ($10^{-5}$ cm$^2$). For all stress voltages, SILC follows power law</td>
<td>64</td>
</tr>
<tr>
<td>4.11</td>
<td>Sense voltage dependence of stress-induced leakage current for TiN/HfO$_2$/SiO$_2$ (3 nm/2.1 nm) nMOS capacitors ($10^{-5}$ cm$^2$). Two different constant voltage stresses were applied at substrate injection mode. The lines are drawn for visual guide. The right figure is a schematic of the trap energy levels in the interfacial SiO$_2$ layer</td>
<td>65</td>
</tr>
<tr>
<td>4.12</td>
<td>Sense voltage dependence of stress-induced leakage current for 2 nm SiO$_2$-only nMOS capacitor ($10^{-5}$ cm$^2$) with metal gate. Constant voltage stress was performed at substrate injection mode (+2.6V)</td>
<td>66</td>
</tr>
</tbody>
</table>
### LIST OF FIGURES
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.13</td>
<td>Before stress current comparison for different interfacial SiO$_2$ layer thickness. Both of these gate stacks have 3 nm HfO$_2$ layer.</td>
</tr>
<tr>
<td>4.14</td>
<td>Normalized SILC comparison varying interfacial layer thickness. Thicker interfacial layer (2.1nm) showed more defect generation than thinner IL. High-κ thickness was 3 nm for both gate stacks.</td>
</tr>
<tr>
<td>4.15</td>
<td>$Q_{BD}$ vs. equivalent electric field for high-κ gate stack, MIM capacitor and SiO$_2$-only devices under substrate injection. An agreement is observed for the gate stack and SiO$_2$-only devices.</td>
</tr>
<tr>
<td>4.16</td>
<td>Temperature dependent time evolutions of the SILC of TiN/ISSG SiO$_2$ nMOS capacitors under substrate injection.</td>
</tr>
<tr>
<td>4.17</td>
<td>(a) Temperature dependent time evolutions of the SILC and (b) Frenkel-Poole plot for leakage current of TiN/HfO$_2$/ISSG SiO$_2$ nMOS capacitors under substrate injection.</td>
</tr>
<tr>
<td>4.18</td>
<td>Change in leakage current in HfO$_2$ based MIM capacitor with Stress time at room temperature and 50$^0$C. At $V_g = 0.6$V sense voltage, leakage current has low dependence on stress time.</td>
</tr>
<tr>
<td>4.19</td>
<td>Weibull plots of $T_{BD}$ at different temperatures for 3nm HfO$_2$/2.1nm ISSG SiO$<em>2$ capacitors and Arrhenius plot of $T</em>{BD}$.</td>
</tr>
<tr>
<td>4.20</td>
<td>Weibit plot of $T_{BD}$ at different temperatures for 4nm HfO$<em>2$ based MIM capacitors and Arrhenius plot of $T</em>{BD}$.</td>
</tr>
<tr>
<td>4.21</td>
<td>(a) Weibit plot of $T_{BD}$ at different temperatures for 2nm ISSG SiO$<em>2$ based nMOS capacitor and (b) Arrhenius plot of $T</em>{BD}$.</td>
</tr>
<tr>
<td>5.1</td>
<td>Schematic of the gate stack of TiN/HfO$_2$/SiO$_2$/n-Si.</td>
</tr>
<tr>
<td>5.2</td>
<td>NBTI Time evolutions of gate stack (2.6nm HfO$_2$/1.1 nm ISSG SiO$_2$) for various gate stress voltages at (a) room temperature and (b) 125$^0$ C. The degradation rate (power-law exponent, n) is independent of the applied bias. A comparatively low $n$ was observed for these high-κ gate stacks.</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>5.3</td>
<td>(a) $T_{BD}$ (defined as, time for 10% increase in threshold voltage during NBTI) (triangles) and time-to-breakdown (squares) during TDDB at various temperatures show similar degradation trend and (b) shows the energy band diagram to depict the process of defects generation during the constant voltage stress.</td>
</tr>
<tr>
<td>5.4</td>
<td>Activation energies of threshold voltage change during NBTI for three different gate stacks with 3 and 5 nm high-κ thicknesses and 1.1 nm IL (a). Two of the devices had Chemical Oxide as IL and the third had ISSG oxide as IL. The gate stack with ISSG SiO$_2$ IL shows the impact of the quality of the IL (higher $E_a$). (b) Activation energies of SILC during TDDB of same gate stack. Similar observation can be made from $E_a$ of SILC.</td>
</tr>
<tr>
<td>5.5</td>
<td>Threshold voltage change and time to breakdown for a 3nm HfO$_2$ gate stack. Three different SiO$_2$ IL (ISSG) were used (0.7, 1.1 and 2.1 nm). Gate stacks with lower EOT showed similar maximum degradation in both NBTI and TDDB domain.</td>
</tr>
<tr>
<td>5.6</td>
<td>HfO$_2$ thickness dependence of the threshold voltage shift measured after 1000 seconds of stress. For this NBTI measurement, $V_g$ was -2 and -1.6 V. The contribution of the bulk oxide layer is observed through charge trapping in that layer.</td>
</tr>
<tr>
<td>6.1</td>
<td>Hybrid two-stage VRS technique. (a) at first stage, BD was detected by CVS with a low current compliance (here 2 μA). For 2nd stage those samples were either subjected to (b) VRS to extract $V_{PBD}$ or (c) CVS for direct $T_{PBD}$ measurements with a specified fail current (200 μA).</td>
</tr>
<tr>
<td>6.2</td>
<td>Typical stress current evolutions with time for high-κ/metal gate dielectrics. $T_{FAIL}$ is summation of time to 1st breakdown ($T_{BD}$) and progressive breakdown time ($T_{PBD}$).</td>
</tr>
<tr>
<td>6.3</td>
<td>Conversion of $V_{PBD}$ to $T_{PBD}$ distribution. Symbols represent $T_{PBD}$ data from CVS stress. Very steep $V_{PBD}$ distribution is translated to shallow $T_{PBD}$ distribution due to the exponential dependence of $T_{PBD}$ on $V_{PBD}$. Three popular models as power-law (solid line), exponential (dotted line) and $1/V$ model (dashed line) have been used as acceleration model for conversion. The $T_{PBD}$ converted from $V_{PBD}$ for a reference voltage of 2.1V agrees quite reasonably irrespective of the choice of the model. The variations among different models would be visible for a larger time window.</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
</tr>
<tr>
<td>6.4 (a) Voltage acceleration derived from CVS/PBD (b) from VRS/PBD show power-law exponents within statistical uncertainty. For time domain, and for voltage domain, $R \propto V_{PBD,63%}^{n+1}$ have been used</td>
<td>105</td>
</tr>
<tr>
<td>6.5 1st BD detection difficulties in ultra-thin oxide pFETs. The noise in early stress time seen in this figure would impede to fix a low current compliance level for 1st stage of the hybrid stress method</td>
<td>107</td>
</tr>
<tr>
<td>6.6 Comparison of residual times ($T_{PBD}$) for thick (6.2nm) oxide. These devices were intrinsically broken at 7V at 1st stage. For PBD phase or 2nd stage, $V_{ref}$ was also 7V</td>
<td>108</td>
</tr>
<tr>
<td>6.7 Comparison of residual times ($T_{PBD}$) for (a) thick oxide, 2.4nm, (b) thin oxide, 1.1nm SiO$<em>2$. An excellent agreement between CVS/$T</em>{PBD}$ and VRS/$T_{PBD}$ can be observed for different reference voltages and 100 μA fail current</td>
<td>109</td>
</tr>
<tr>
<td>6.8 Similar failure current dependence of Time-to-PBD ($T_{PBD}$) is observed for both VRS and CVS for thin (11Å) SiO$_2$</td>
<td>110</td>
</tr>
<tr>
<td>6.9 Comparison of residual times (TRES) of high-κ/IL dielectric pFET in inversion at 125°C. Constant voltage of -3.1V was used in the first step</td>
<td>111</td>
</tr>
<tr>
<td>6.10 $V_{PBD}$ distributions of ultra-thin oxides extracted during 2nd stage of hybrid stress. Three different area nFETs (2x to 100x) were investigated. Area independence of $V_{PBD}$ indicates single spot BD during PBD phase</td>
<td>112</td>
</tr>
<tr>
<td>6.11 Time-to-fail ($T_{FAIL}$) extracted from CVS and converted from $V_{FAIL}$ by VRS for thick SiO$<em>2$ (2.4nm) pFET in accumulation show excellent agreement. Lines are $T</em>{FAIL}$ from VRS and symbols represent $T_{FAIL}$ from CVS</td>
<td>113</td>
</tr>
<tr>
<td>6.12 (a) Time-to-fail ($T_{FAIL}$) extracted from CVS and converted from $V_{FAIL}$ by VRS for ultra-thin SiO$_2$ (1.1nm) pFET show excellent agreement on large sample size (~1000 devices each) and (b) For nFET, high percentile data agrees quite well…</td>
<td>114</td>
</tr>
<tr>
<td>6.13 The final failure distributions as a function of fail currents for ultra-thin SiO$_2$ pFETs. For both CVS (lines) and VRS (symbols), strong failure current dependence of final fail time is observed</td>
<td>115</td>
</tr>
</tbody>
</table>
**LIST OF FIGURES**  
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.14</td>
<td>116</td>
</tr>
<tr>
<td>(a) $T_{\text{FAIL}}$ distributions for 3 different area high-$\kappa$/IL pFETs in both time domain. Symbols represent $T_{\text{FAIL}}$ converted from $V_{\text{FAIL}}$ and lines are direct CVS measurements. (b) Similar comparison between direct and converted $V_{\text{FAIL}}$ in voltage domain. Poisson area scaling has been applied in both cases.</td>
<td></td>
</tr>
<tr>
<td>6.15</td>
<td>117</td>
</tr>
<tr>
<td>Thermal activation energy, $E_a$ of $V_{\text{FAIL}}$ (top) and $T_{\text{FAIL}}$ (bottom) by VRS and CVS measurements. In both cases, $E_a$ was $\sim 1.15 \text{eV}$.</td>
<td></td>
</tr>
<tr>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------------------</td>
</tr>
<tr>
<td>$K$</td>
<td>Dielectric constant</td>
</tr>
<tr>
<td>$B$</td>
<td>Weibull slope, Beta</td>
</tr>
<tr>
<td>$\eta$</td>
<td>Characteristic life (Eta)</td>
</tr>
<tr>
<td>$\AA$</td>
<td>Angstrom ($10^{-10}$ meters)</td>
</tr>
<tr>
<td>$\Gamma$</td>
<td>Voltage acceleration factor, Gamma</td>
</tr>
<tr>
<td>$k_B$</td>
<td>Boltzmann constant</td>
</tr>
<tr>
<td>$\varphi_{ms}$</td>
<td>Work function difference</td>
</tr>
<tr>
<td>$\varphi_t$</td>
<td>Trap energy</td>
</tr>
<tr>
<td>$\psi_s$</td>
<td>Surface potential</td>
</tr>
</tbody>
</table>
CHAPTER 1
INTRODUCTION, MOTIVATION AND OBJECTIVES

1.1 Introduction

In today’s world, microelectronics became an integral part of our lives. So, continuous effort in microelectronics research is essential to achieve higher performance and functionality of various electronic devices that eventually will improve quality of life in the world. Metal-oxide-semiconductor field-effect transistor (MOSFET) is the basic device in integrated circuit (IC). Continuous scaling of MOSFET for the past few decades has followed an evolutionary path. The supply voltage, $V_{dd}$, channel length and physical thickness of dielectrics are scaled to achieve higher circuit speed/performance, increased bit density and lower power dissipation which tremendously improve the computing power at a reasonable cost.

To meet the requirements of diverse applications, MOSFETs have been categorized into different families, such as high performance (HP) logic family (i.e. microprocessors), low operating power (LOP) logic family (i.e. notebook) and low standby power (LSTP) logic family (i.e. cell phone). High performance logic devices require smaller threshold voltage ($V_{th}$), shorter channel length and thin dielectric for fast switching speed. But for LSTP logic family, power dissipation is the main concern which requires low standby leakage current. The scaling of devices via thinning of gate dielectric and shortening of channel length causes substantial gate tunneling current and subthreshold leakage current. For LSTP logic devices, direct tunneling current has become a significant portion of leakage current for sub 2 nm oxide [1]. Based on the International Technology Roadmap for Semiconductor (ITRS) 2009 report, the physical
gate length of the transistor have been shrunk below 45-nm node and equivalent oxide thickness (EOT) of the dielectric scaled down to less than 0.9 nm [2].

Table 1.1 LSTP Technology Requirements from ITRS 2009 Winter Meeting [1]

<table>
<thead>
<tr>
<th>Year of production</th>
<th>2010</th>
<th>2013</th>
<th>2016</th>
<th>2019</th>
<th>2022</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology node</td>
<td>45</td>
<td>32</td>
<td>22</td>
<td>16</td>
<td>11</td>
</tr>
<tr>
<td>Physical gate length (nm)</td>
<td>27</td>
<td>20</td>
<td>15.3</td>
<td>11.7</td>
<td>8.9</td>
</tr>
<tr>
<td>V_{dd} (Low operating power supply voltage)</td>
<td>0.95</td>
<td>0.80</td>
<td>0.75</td>
<td>0.65</td>
<td>0.60</td>
</tr>
<tr>
<td>Off state current under high drain bias (nA/um) at 25°C</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
<td>0.1</td>
</tr>
</tbody>
</table>

Replacement materials for the gate dielectric were expected below 90 nm to maintain the pace of Moore's Law. However, the widespread adoption of channel strains engineering postponed gate dielectric replacement by a few generations. Strained silicon boosted the transistor performance and power consumption to maintain progress without the introduction of revolutionary materials. But thinning of oxynitride, or SiON, the current gate dielectric is at the end of the road. With SiON providing only about a 50 percent improvement in dielectric constant (κ), a fundamental shift in materials was required. Further scaling of SiON would create unacceptably high gate leakage current and reduce device reliability. The 1-nm-thick layer of SiON, required for 45-nm device targets, is essentially just three atomic layers thick. Not only is leakage a huge problem, but there is no margin left for thickness variation. The revolution of new material (high-κ/metal gate) has solved this problem. The advantage of using a high-dielectric-constant material is that it has a greater dielectric constant (κ) than SiO₂ (k_{SiO₂} = 3.9) and thus can
afford larger physical thickness to minimize leakage while maintaining similar capacitance values. But the new dielectric material needs to satisfy the minimum requirements for transistor application. Some of these requirements are listed in the table below [1,2].

Table 1.2 Minimum Requirements of High-κ Gate Dielectric

<table>
<thead>
<tr>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Higher permittivity than SiO₂ and oxynitride (9 ≤ κ ≤ 25).</td>
</tr>
<tr>
<td>2. Larger bandgap and conduction band offset.</td>
</tr>
<tr>
<td>3. Lower leakage current than SiO₂ for similar EOT.</td>
</tr>
<tr>
<td>4. Thermodynamically stable on Si.</td>
</tr>
<tr>
<td>5. Good interface quality with low interface states (≤ 5 x 10¹⁰ eV/cm²).</td>
</tr>
<tr>
<td>6. Good reliability.</td>
</tr>
</tbody>
</table>

The research on high-k materials as the new gate dielectric started off with Tantalum Oxide (Ta₂O₅) and Strontium Titanate (SrTiO₃), as these materials were already studied for DRAM applications [3,4]. As the research for new dielectric material continued, several other oxides have been proposed such as Titanium Oxide (TiO₂), Aluminum Oxide (Al₂O₃), Yttrium Oxide (Y₂O₃), Zirconium Oxide (ZrO₂), Hafnium Oxide (HfO₂) [5-7] etc. to replace SiO₂. Among these high-k dielectrics, HfO₂ has been considered as the potential candidate because of various reasons; such as 1) high dielectric constant of ~25-30 (~6-7 times that of SiO₂), 2) energy band gap of 5.68eV, though much lower than SiO₂ but with band offsets greater than 1eV (1.5eV for electron and 3.4eV for holes), 3) free energy of reaction with Si is about 47.6Kcal/mol at 727°C making it more stable material on Si substrate in comparison to other high-κ dielectrics,
4) unlike other silicides, silicide of Hf can be easily oxidized [8] to form HfO$_2$. All these properties of HfO$_2$ make it an attractive alternative for SiO$_2$.

In high-κ HfO$_2$ gate stacks, SiO$_2$-rich interfacial layer (IL) which is between the Si substrate and the high-κ layer is needed to facilitate the growth of the high-k layer, as well as attain sufficient channel mobility. This interfacial layer forms either as a result of oxidizing growth conditions [9] or because they are intentionally grown as nucleation layers before high-κ deposition [10]. For oxidizing growth condition, oxygen (O) is released and diffused to Si during HfO$_2$ deposition. This O release forms thick bottom interface SiOx that severely limits scaling. It was also proven by transmission electron microscopy (TEM) and EOT that this bottom interface SiOx grows uncontrollably [11-14].

There are manifold advantages of intentionally grown SiO$_2$ interfacial layer. First, the thickness and quality of this SiO$_2$ IL can be controlled, which would eventually help in gate stack EOT scaling. Second, the use of an oxide bottom layer enables HfO$_2$ nucleation with almost no barrier, linear growth rate, growth at constant density, and the most two-dimensionally continuous HfO$_2$ films [10]. So, interfacial SiO$_2$ is essential for the ease of nucleation of HfO$_2$ on Si. Also, the presence of this interfacial layer of SiO$_2$ improves carrier mobility and reduces positive bias temperature instability (PBTI).

However, these high-κ materials exhibit a higher defect density compared to SiO$_2$, aggravating some major device reliability issues including the bias temperature instability, the reduction in channel mobility, time dependent dielectric breakdown, and hot carrier induced degradation etc for the complete gate stack. The knowledge of stress induced defects, charge to breakdown can improve the understanding of their effects on
device reliability, as reliability remains to be the most critical factor to hold back its successful incorporation into the mainstream commercial intergraded circuits [15-18].

1.2 Motivation and Approach

The high-k material currently being considered for gate dielectric applications results in a multilayer structure that includes a SiO$_2$-like layer either spontaneously or intentionally formed at the interface [19]. A schematic of the gate stack is shown in Figure 1.1 where the interfacial layer was intentionally formed. The reliability of high-k gate dielectric stacks is influenced by both interfacial layer and high-κ layer. Stress induced breakdown is one of the vital issues of the reliability of the high-κ gate stacks. The difficulty in the breakdown study of the gate stack arises as the potential drop/electric field across interfacial and high-κ layers are different due to the differences in the value of the dielectric constant, κ and thickness [20]. This, along with the differences in their respective atomic structures [21], leads to the difference in the degradation in IL and high-κ layer as the stress bias is applied. It was also observed from transistor electrical characteristics and high resolution chemical and spectroscopic analysis that the high-k film modifies the stoichiometry of the underlying SiO$_2$ layer by rendering it oxygen deficient [22]. This oxygen vacancy may be responsible to induce a higher density of fixed charges in the IL associated with the Si-Si defects. The mechanism of device degradation under constant voltage stress of both polarities is still under debate due to the lack of techniques to separate the traps in the interfacial and the high-k layer. So, this research attempts to explore the gate stack in terms of its long term reliability which
would help its inclusion in future CMOS devices. More emphasis was given to identify the weak link between high-k layer and SiO$_2$-like IL.

To understand the breakdown characteristics of high-$\kappa$/SiO$_2$ gate stack, this work has followed an approach by investigating two other control structures along with the gate stack: one with only SiO$_2$ and other with bulk high-$\kappa$ gate dielectric without any interfacial layer, while maintaining identical growth conditions and thickness as the gate stack. The high-$\kappa$ dielectric without an interfacial layer was achieved by using a metal-insulator-metal (MIM) structure. The test structures are shown in Figure 1.2.

**Figure 1.1** TiN gate with HfO$_2$/In Situ Steam generated (ISSG) SiO$_2$ on p-Si.
This experimental design has enabled to understand the contribution of SiO₂ interfacial layers and bulk high-κ gate dielectrics in terms of the detail degradation and breakdown behavior of the composite gate stack.

### 1.3 Objectives

For high-κ/metal gate stacks, two important reliability issues relating to bulk traps are time dependent dielectric breakdown (TDDB) and stress-induced leakage current (SILC). Also, Negative bias temperature instability (NBTI) is a cause of concern for long term reliability where both bulk and interface are degraded. A brief description of these degradation mechanisms and their impact on reliability are mentioned below.

#### 1.3.1 Time Dependent Dielectric Breakdown (TDDB)

When a voltage is applied across the gate oxide, a measurable tunneling current will flow if the gate voltage ($V_g$) is high enough and/or the oxide is thin enough. For thick oxides at fields above about 7 MV/cm the current is controlled by Fowler-Nordheim tunneling
through the triangular barrier [23-24], while for thin oxides (t_ox < 3 nm) at voltages below about 3 V (corresponding to the barrier height between n-type silicon and SiO_2) the current is due to direct quantum mechanical tunneling. Electrons (or holes) flowing across the oxide will trigger several processes depending on their energy. At least three defect generation mechanisms have been identified: The first two, impact ionization and anode hole injection, occur at higher voltages and lead to hole trapping and hole-related defect generation [25-26] as the stress with time continues. The lowest-energy process so far identified, which dominates at the voltages where present MOSFETs operate, is the so-called trap creation process attributed to hydrogen release [27-28] or hole injection [29] from the anode. This process continues in the subthreshold region even at operating voltages down to 1.2 V or lowers [30-32]. These defects buildup (hydrogen or holes), form a conduction path between cathode and anode and eventually breaks down the oxides destructively. This catastrophic electrical breakdown is known as time dependent dielectric breakdown (TDDB).

1.3.2 Stressed-Induced Leakage Current (SILC)

Besides the as-deposited defects, additional bulk traps in high-κ gate stacks are created during constant voltage stress (CVS), leading to dielectric breakdown when a critical trap density is reached. These generated traps give rise to stressed-induced leakage current (SILC) through trap assisted tunneling even long before breakdown [33]. For high-κ gate stacks, especially nFETs show large SILC during positive bias temperature which eventually affects proper detection of breakdown time as well.
1.3.3 Negative Bias Temperature Instability (NBTI)

Negative bias temperature instability (NBTI) occurs in p-channel MOS devices stressed with negative gate voltages at elevated temperatures. The detrimental effects of NBTI on devices are threshold voltage ($V_T$) increase, absolute “off” current $I_{off}$ increase and absolute drain current ($I_{Dsat}$) and transconductance ($g_m$) decrease. Typical stress temperatures lie in the 100–250 °C range with oxide electric fields typically below 6 MV/cm, i.e., fields below those that lead to hot carrier degradation. Such fields and temperatures are typically encountered during burn in, but are also approached in high performance ICs during routine operation. Either negative gate voltages or elevated temperatures can produce NBTI, but their combined action produces a stronger and faster effect. $V_T$ shifts due to NBTI has now become an important reliability concern for both digital and analog CMOS circuits. This is primarily due to the scaling of gate oxide for digital circuits without corresponding scaling of their supply voltages. So, the devices are exposed to moderately high electric field [34].

For various applications (i.e. automotive industry), it is possible that the operating temperature of semiconductor device will be much higher than room temperature. The above mentioned physical degradation mechanisms (TDDB, NBTI and SILC) will be accelerated with this temperature increase. So, a basic understanding of these degradation phenomena at elevated temperature is fundamental to allow accurate reliability predictions.
The objectives of this research are—

1. to critically and comprehensively examine the dielectric breakdown mechanism (specially, time dependent dielectric breakdown, TDDB) of the high-\(\kappa\)/IL gate stack on Si at both room and elevated temperatures.

2. to estimate the lifetime of these stacks at operating voltage from experimental results.

3. to investigate negative bias temperature instability (NBTI).

4. to probe into the origin of low voltage stress-induced leakage current (SILC).

5. to correlate NBTI, LV-SILC and TDDB effects for a comprehensive reliability model.

6. to develop methodology for investigating gate dielectric integrity.

1.4 Dissertation Organization

Chapter 2 discusses the reliability study of high-\(\kappa\)/metal gate devices from literature focusing on breakdown. Recent work involving MIM capacitors with high-\(\kappa\) and past research on thin SiO\(_2\) reliability have also been discussed.

The fabrication process for high-\(\kappa\)/IL (TiN/HfO\(_2\)/SiO\(_2\)/Si) MOS devices, MIM capacitors and control SiO\(_2\) devices used in the present work has been described in Chapter 3. The electrical characterization set up and details of the measurement procedures for this research are also discussed here.

Chapter 4 deals with the breakdown mechanisms of metal gate/high-\(\kappa\)/IL based gate stacks at room temperature. The roles of IL and high-\(\kappa\) layer in TDDB are determined from sets of TiN/HfO\(_2\) based gate stacks, SiO\(_2\)-only MOS structures and HfO\(_2\)-only MIM capacitors. Four different degradation regimes i) Defect generation, (ii) Soft breakdown (SBD), (iii) Progressive breakdown (PBD) and (iv) Hard breakdown (HBD) under constant voltage stress (CVS) for HfO\(_2\)/SiO\(_2\) gate stacks were discussed.
For accurate estimation of operating voltage extrapolation, it is required that time dependent breakdown study be evaluated at an elevated temperature. Hence, this chapter also expands the discussion on basic understanding of temperature dependence of high-κ/IL gate stack breakdown by investigating the response of the individual layers at elevated temperature.

Chapter 5 talks about the origin of low voltage stress-induced leakage current (SILC) and correlates to breakdown of the gate dielectric. The initiation of breakdown process can be understood by studying the low voltage SILC growth as a function of stress voltage. Then the issues of negative bias temperature instability (NBTI) to explore the traps formation and how it impacts the device degradation were also discussed. Also, a correlation of NBTI and TDDB is presented.

Chapter 6 narrates the new hybrid 2 step stress methodology developed to study progressive breakdown and final failure distribution of high-κ/IL gate stack and also thick and thin single layer SiO₂ dielectric. This chapter presents extensive experimental results of progressive breakdown time ($T_{PBD}$) and final failure time ($T_{FAIL}$) by voltage ramp stress (VRS) and compared it with traditional constant voltage stress. It has been shown that VRS method can be very useful and efficient to study non-Weibull $T_{FAIL}$ distribution and thus save significant time and manufacturing cost.

Chapter 7 gives a summary of this research and a brief discussion on future work.
CHAPTER 2

RELIABILITY ISSUES OF HIGH-κ DIELECTRICS: CURRENT STATUS

2.1 Introduction

Major efforts have been invested to replace SiO₂ by high-κ gate dielectrics. Promising results in terms of equivalent oxide thickness (EOT), leakage current reduction and integration have been obtained with SiO₂/high-κ stacks [35]. Except at very low fields, the generation of traps in the dielectric is the most important aspect of degradation prior to breakdown. The dielectric reliability of these stacks (high-κ/interfacial SiO₂) is evaluated by measuring time-to-breakdown (T_{BD}) during constant voltage stress (CVS) or constant current stress (CCS). The degradation mechanisms in double-layer stacks might be quite different from single layer degradation and the material properties of high-κ dielectrics might allow for additional physical mechanisms [35]. Besides, several mechanisms may be taking place at the same time during stress. The microscopic origin of the degradation occurring in these layers is not well understood yet. It has been claimed by Torii et al. [36] that the hole-injection-induced release of hydrogen from Si-H terminations causes IL (interfacial layer) breakdown. This mechanism also accelerates negative bias temperature instability (NBTI).

For ultra thin oxides (SiO₂) with poly gate, very strong T_{BD}/Q_{BD} temperature dependence has been found for thin oxides as compared to thick oxides [25, 37-42] shown in figure 2.1. As the gate stack considered for high-κ has an interfacial layer of thin SiO₂, it is speculated that there will be strong T_{BD}/Q_{BD} temperature dependence for high-κ/IL gate stack as well. So, to evaluate the reliability of MOS devices with this
new dielectric stack, it is imperative to look into critical reliability issues such as TDDB, NBTI, and stress-induced leakage current (SILC) at both room and elevated temperatures. Additionally, a correlation between various degradation mechanisms need to be established.

![Figure 2.1](image)

**Figure 2.1** (a) $T_{BD}$ versus $V_G$ and (b) $T_{BD}$ versus temperature for 2.15-nm oxides ($SiO_2$) using p+poly/n-Si capacitors ($+V_G$) [43].

To study breakdown, issues such as soft breakdown, hard breakdown, the physical and chemical nature of the interface layer and the bulk high-κ layer, polarity dependence due to asymmetric band structure, charging effect by pre-existing traps, thickness dependence, and area scaling are critical for the accurate reliability projection of this new dielectric material.
2.2 Breakdown Behaviors of HfO\textsubscript{2} under DC Stress

2.2.1 Trap Generation in Bulk Oxide

Various temperature dependent leakage current and threshold voltage instability measurements have been performed to explain the physical origin of electron traps in Hf-based dielectrics [44]. From $V_t$ instability, an equilibrium of electron tunneling from channel to traps and detrapping by Frenkel-Poole conduction can be explained. From this F-P model, the extracted trap energy was found to be 0.35eV. There have been reports of different trap energy levels present in the bulk Hf-oxide varying from 0.35eV to 1.5eV from HfO\textsubscript{2} conduction band. The source of these defects were claimed to be oxygen vacancy related defects. [45].

![Fermi-derivative energy distribution of the traps](image)

**Figure 2.2** Fermi-derivative energy distribution of the traps. Here trap energy was found to be $\varphi_t$=0.35eV [44].
2.2.2 Stress Induced Leakage Current (SILC)

It was first reported in the early 1980s that currents measured on thin oxides (4-5 nm in thickness) at low applied electric fields increased after stressing at high fields [46]. The low-field current measurements were performed at low voltages, referred to as the direct tunneling (DT) regime, as illustrated in Figure 2.3 (a). The DT current is produced by electrons tunneling from the cathode contact to the anode contact without entering the oxide conduction band. The stressing was performed at higher fields where the electrons tunneled first into the oxide conduction band before entering the anode [as shown in Figure 2.3 (b). This latter type of tunneling phenomenon is called Fowler-Nordheim (FN) tunneling. It was assumed that the increase in the DT current was caused by oxide film deterioration due to the presence of hot electrons in the oxide conduction band and related to the presence of positive oxide charges generated near the anode during FN stress [47].
This current in the DT regime is known as stress-induced leakage current (SILC) shown above in Figure 2.4. Many different models are being used to explain SILC. Rofan et al. have proposed that SILC is caused by interface-state generation [48-49], Dumin et al. claim that it is due to bulk-oxide electron-trap generation [50]. Also, the positive charge model with the charges due to trapped holes injected from the anode was reported [51-53].
Later DiMaria et al. [47] took an attempt to correlate all different possibilities of SILC and showed that the SILC can be best explained by the generation of neutral electron traps in the oxide layer. These sites allow more SILC to flow through the oxide layer by acting as “stepping stones” for tunneling carriers. This phenomenon is often referred to as trap-assisted tunneling [Figure 2.3 (c)]. Furthermore, the generation of these neutral sites was shown to be caused mainly by the “trap creation” (TC) phenomenon which is related to hydrogen release by hot electrons [38, 53-62].

In summary, neutral electron traps generated in the bulk has been found to be causing SILC through trap assisted tunneling. To determine the trap origin in ultra thin SiO$_2$ oxide, it was suggested that these neutral electron trapping centers could be hydrogen-induced defects produced during the release of hydrogen at the anode by hot electron impact ionization, followed by the transport of hydrogen in the SiO$_2$ layer, resulting in bond breaking and bulk trap generation [63–65].

**Figure 2.4** Fresh and post ramp-stress I-V characteristics for 4.5nm NMOS oxides [47].
Once a stress is applied, charge trapping and trap generation takes place simultaneously. The generation of new trap states follows a power law function with time (and fluence) \[47\].

\[
N(t) = b_t t^m \tag{2.1}
\]

\[
N(Q) = b_Q Q^m \tag{2.2}
\]

Here \(N(t)\) and \(N(Q)\) are the number of traps generated as a function of time and injected charge respectively, \(b_t\) and \(b_Q\) are constants.

SILC is defined as \(\Delta J(t) = J(t) - J(0)\). Here \(J(0)\) and \(J(t)\) are the current density before and after stress time, \(t\) respectively. The normalized SILC increase is a useful metric because it is proportional to the density of stress generated traps \[47\] and is given by

\[
\frac{\Delta J}{J_0} = N(t) = b_t t^m \tag{2.3}
\]

Where \(\Delta J/J_0\) is the normalized SILC.

The following figure shows normalized SILC with accumulated stress time of high-\(\kappa\)/\(SiO_2\) gate stacks. A power law dependence of SILC is observed for all three gate stacks \[66\].
2.2.3 Soft Breakdown of HfO₂ with Constant Voltage Stress

Soft breakdown (SBD) can be defined as localized increase of current through the gate insulator observed in thin oxides stressed at low voltages. The conduction mechanism during SBD is non-Ohmic. By definition, soft breakdown is considered to occur from a weak localized percolation path between the gate electrode and the substrate. The traps are generated during stress and randomly occupy lattice sites of the oxide. Conduction between two neighbor traps is possible when the distance between these traps is less or equal to 0.9 nm [67]. A percolation path is formed between cathode and anode when a critical number of electron traps are generated in the gate dielectric layer and at the interface, as shown in Figure 2.6 [67–71]. This would give rise to an increase in the gate current.

![Figure 2.5](image-url) SILC evolutions with stress time for various splits of high-κ gate stacks. SILC is sensed at $V_g = 2$ V [66].
Figure 2.6 Schematic illustration of the new spheres model for intrinsic oxide breakdown simulation based on trap generation and conduction via traps. A breakdown path is indicated by the shaded spheres [67].

The typical breakdown behavior of HfO$_2$ (EOT = 1.4 nm, physical thickness 4.8-5 nm) gate dielectrics, describing soft and hard breakdown is shown in Figure 2.7 [52]. Typically a soft breakdown is detected after a 2%-5% increase in gate current during stress (CVS).

Figure 2.7 Gate current density during constant voltage stress showing soft breakdown of HfO$_2$ MOS capacitors with EOT 1.4 nm [52].
As described earlier the degradation processes for high-κ dielectric involving trap creation, percolation and subsequent wear out of each of the conduction paths created, ultimately lead to hard breakdown. All these mechanisms act in parallel on a stressed device. It has been shown in Figure 2.8 [69]. Hence, soft breakdown (SBD) and hard breakdown (HBD) are localized and randomly distributed over the device area [72].

**Figure 2.8** Competing sequences of trap generation, percolation (small black dots) and subsequent wear out (dots growing) on a given capacitor [69].

Fluctuation of the leakage current after soft breakdown results from the trapping–detrapping of electrons in the percolation clusters making the current through the dielectric noisy. In the case of SiO₂, device size (channel length for FETs) is a factor for the current increase after the onset of soft breakdown. The radius of soft breakdown path of high-κ dielectrics or the origin of soft breakdown can be very different from that of single layer structure like SiO₂, since high-κ dielectric stacks are in general bi-layer structures (an interface and a bulk high-κ layer).

Soft breakdown and SILC can be differentiated by the magnitude of the gate current increase as shown below. During SBD, significantly higher increase (at least two orders of magnitude) in the sense current is observed than SILC at low applied voltage as shown in Figure 2.9 [73].
2.2.4 Progressive Breakdown (PBD regime)

After SBD, the device continues to degrade until catastrophic hard breakdown occurs. In small area devices, after the 1\textsuperscript{ST} breakdown event, the progressive breakdown (PBD) regime is typified by quantized jumps in the current following the occurrence of each successive breakdown event [74]. For ultra thin SiO\(_2\), PBD in nFETs (inversion) has been found as local degradation of a single breakdown spot where as for pFETs stressed in inversion have multiple competing breakdown events during PBD phase [75-76]. Figure 2.10 shows the PBD phase of high-\(\kappa\)/metal gate pFET devices. As circuit functionality is not affected by the 1\textsuperscript{st} BD, progressive breakdown time will give extra margin to product lifetime. Hence characterization of progressive breakdown is critical for practical circuit reliability projection.
Figure 2.10  Example of the time dependence of gate leakage \( I_g \) during CVS at \( V_G = -1.9 \) V, in TiN/HfO\(_2\)/SiO\(_2\) pFETs of \( 3.328 \times 10^{-7} \) cm\(^2\) gate area. Progressive breakdown time, \( T_{PBD} \) is the time of growth of percolation path which is the time between HBD and \( 1^{st} \) BD [77].

This gradual gate current \( (I_g) \) growth can be seen mostly in small area devices. Progressive breakdown is associated with an increase of noise in the gate current.

Figure 2.11  Example of exponential growth of the current \( I_G \) during the PBD phase. The dotted line is the exponential fit to the measured current [74].

As shown in Figure 2.11, the PBD current shows exponential growth with characteristic time \( \tau \) and \( I_0 \) represents the current flowing through the initial percolation path at the
given stress voltage. As SBD does not necessarily render transistors inoperative, reliability projection techniques have been proposed to increase the time to failure beyond the 1<sup>ST</sup> breakdown event [78]. One of these models is known as the prevalence method [79-80], where the hard breakdown distribution is shifted from the first breakdown time by a factor that depends on the stress conditions. Another technique is the successive breakdown method [80], which provides a methodology for determining the time at which a specified leakage criteria is exceeded following the occurrence of multiple soft breakdown events. With metal gate/high-κ dielectric, a shorter progressive breakdown stage is observed than with poly-Si gate [18].

2.2.5 Hard Breakdown (HBD)

HBD and SBD are independent failures occurring at different spatial locations [82-83]. Hard breakdown is characterized by an Ohmic I-V relationship and a post breakdown resistance < 10KΩ. As the stress voltage increases, the time delay between SBD and HBD diminishes [84], and the 1<sup>ST</sup> breakdown becomes predominantly HBD above about 5V [85-86]. In thick oxides stressed at high voltages, HBD is catastrophic and results in a low resistance short between the two electrodes. In ultra-thin dielectrics stressed at low voltages, the HBD and SBD regimes are differentiated by the magnitude of the post breakdown resistance. For an example, effective resistance of the dielectric was around 8.5 Ohm after soft breakdown [68].

2.3 High-κ/IL Breakdown Mechanism

The multilayer high-κ/IL gate stack demonstrates a different breakdown process as compared to single SiO<sub>2</sub> or SiON layer. For gate injection mode, Okada <i>et al.</i> [87] has
described the mechanism of the gradual increase of the gate current during electrical stress [Figure 2.12].

![Diagram showing the proposed mechanism for the gradual increase of gate leakage through pMOSFETs (HfAlO\textsubscript{x}/SiO\textsubscript{2} = 5.1/2.2 nm) under negative stress. (a) Before breakdown, (b) after the first SBD of the high-κ layer, (c) successive multiple SBDs occur, (d) until the HBD occurs due to the layer breakdown of the interfacial layer (IL).](image)

**Figure 2.12** The proposed mechanism for the gradual increase of gate leakage through pMOSFETs (HfAlO\textsubscript{x}/SiO\textsubscript{2} = 5.1/2.2 nm) under negative stress. (a) Before breakdown, (b) after the first SBD of the high-κ layer, (c) successive multiple SBDs occur, (d) until the HBD occurs due to the layer breakdown of the interfacial layer (IL) [87].

Defects are generated in both the high-κ and IL-SiO\textsubscript{2} which results in a conduction path formation in the high-κ layer. This conduction path formation induces SBD in high-κ layer. Further stressing results in successive SBDs at multiple spots on the device. Defect generation in the IL-SiO\textsubscript{2} finally induces the conduction path formation throughout the interfacial layer. This results in HBD of the stacked dielectric film.

It was also found in [52] that the Soft breakdown of HfO\textsubscript{2} (EOT = 1.4 nm) is predominantly observed as the first breakdown event in the gate injection experiment (stress voltage from -2.6 to -2.8 V). The time between soft and hard breakdown significantly decreases as stress voltage increases. However, a study on Ta\textsubscript{2}O\textsubscript{5}/SiO\textsubscript{2} stack suggested a different mechanism where the high voltage breakdown of the dielectric stack was completely determined by the interfacial SiO\textsubscript{2} layer. This is due to the high electric field across the interfacial layer, which in turn leads to bulk Ta\textsubscript{2}O\textsubscript{5}’s breakdown.
immediately after interface degradation [88]. It is known that breakdown field, $E_{BD}$ reduces sharply with increase in dielectric constant [89]. Approximately $E_{bd} \sim (k)^{1/2}$ relation exists over a very wide range of dielectric materials (over nearly 2–3 decades of dielectric constant) [90-91]. Figure 2.13 shows the reduction in breakdown strength with dielectric constant [92].

![Figure 2.13 Observed breakdown strength with dielectric constant [91].](image)

The charge trapping within the interfacial layer, therefore, not only triggers soft breakdown of HfO$_2$ but also influences its Weibull distribution. The difference in the Weibull slope, $\beta$’s of soft and hard breakdowns of HfO$_2$ may also be due to the effect of interfacial layer. The charge fluence and electric field across the interfacial layer are much larger than across the bulk HfO$_2$ layer under substrate injection, and there are different defect generation modes as well as different charge fluences between bulk HfO$_2$ and interface layer under gate injection. Obviously, these differences depend on the composition and the thickness of the interface layer. Based on the thickness dependence
and the percolation model, it is inferred that defect generation and charge trapping in bulk HfO$_2$ affect hard breakdown [52].

As far as statistical distribution of time-to-fail ($T_{\text{FAIL}}$) of high-$\kappa$/metal gate stacks is concerned, it was found that $T_{\text{FAIL}}$ distribution does not follow Weibull distribution for the entire percentile. A large sample size experiment on different area shows that $T_{\text{FAIL}}$ distribution has lower slope at high percentile whereas the slope get steeper at low percentile [93].

### 2.4 NBTI of High-\(\kappa\)/Metal Gate

A brief description of the state-of-the-art understanding on Negative bias temperature instability (NBTI) mechanism in SiO$_2$ will be presented first. Even though high-$\kappa$/metal gate have dual layer dielectrics and different structural properties, the interfacial layer is still SiO$_2$. So, the basic knowledge of NBTI in SiO$_2$ would help understand the NBTI in high-$\kappa$ gate stacks as well.

#### 2.4.1 Degradation Mechanism of NBTI for SiO$_2$

Negative bias temperature instability (NBTI) has been a persistent reliability concern for thermally grown, better quality SiO$_2$. It has generated a lot of attention to understand the physics of this degradation mechanism which is specific to pMOSFETs. NBTI causes variation in transistor parameters like threshold voltage, drain current, transconductance etc when pMOSFET is biased in inversion. This degradation becomes an issue for the projected lifetime of the transistor.

The revised classical Reaction-Diffusion [R-D] theory which is very popular in the NBTI community states that (a) NBTI degradation is field-driven and interface traps,
$N_{IT}$ at the Si-SiO$_2$ interface contributes to it [94], (b) $\Delta V_T \sim A \exp\left(-nE_D/kT\right)t^n$, with $n = 0.16$ to 0.25 depending on the measurement delay between stress and sense and activation energy, $E_D \sim 0.5\text{eV}$, [95-96] and (c) a fraction of the interface traps recover once the NBTI stress is removed [97].

Based on R-D theory of NBTI, it was assumed that NBTI arises due to the hole-assisted breaking of Si-H bonds at the Si-SiO$_2$ interface (Figure 2.14). The rate of trap creation is described below [98].

$$\frac{dN_{IT}}{dt} = k_F \left(N_0 - N_{IT}\right) - k_R N_H(0) N_{IT}$$

(2.4)

Where $N_0$ is the initial number of Si-H bond at Si/SiO$_2$ interface, $N_{IT}$ is generated interface traps due to the broken Si-H bonds at time $t$ by NBTI stress, $N_H(0)$ is the hydrogen concentration at the interface close to Si, $k_F$ is the dissociation rate constant. Once a hole is captured due to negative bias at the gate, it weakens Si-H covalence bond which is then broken at moderate temperature. These broken Si bonds act as traps and contribute to the threshold voltage shift and decrease in transconductance.
It was found that the power-law exponent, \( n \) in \( \Delta V_T \) depends on the diffusing species where \( n=1/2 \) for proton, \( n=1/6 \) for molecular \( H_2 \) and \( n=1/4 \) for atomic \( H \) diffusion. To project \( \Delta V_T \) correctly, power-law \( n \) has to as accurate as possible. As this exponent, \( n \) is very much sensitive to the measurement delay, various new techniques called ‘on-the-fly’ method [100-101] and ultra-fast \( V_T \) methods [102] have been developed.

2.4.2 Degradation Mechanism of NBTI in High-\( \kappa \)

As it was mentioned earlier, NBTI study of high-\( \kappa \) gate stacks becomes challenging due to its dual layer structure. Both HfO\(_2\) and SiO\(_2\) may contribute to \( \Delta V_T \). The high density of pre-existing traps as well as the fast transient charge trapping/detrapping (FTC) observed in high-\( \kappa \) films should also be considered for NBTI study [103-107]. As \( \Delta V_T \) was observed with a reverse bias (positive \( V_g \)) applied during relaxation, it was found that \( \Delta V_T \) is mostly reversible as shown in Figure 2.15 [108-109]. Change in threshold voltage, \( \Delta V_T \) was found to follow power-law dependence with stress time with low exponent around 0.16 [110].
Figure 2.15 Reversible threshold voltage change by applying alternating negative (\( V_T - 1 \)V) and positive bias (+1V) for 1000s cycle. Two gate stacks has 2 and 3 nm HfO\(_2\) with identical 1.1 nm ISSG-SiO\(_2\) as interfacial layer. Both stress and relaxation phases show fast and slow components [109].

2.5 PBTI of High-\( \kappa \)/Metal Gate

Positive bias temperature instability (PBTI) is more serious reliability concern for high-\( \kappa \)/metal gate nFETs than it was for SiO\(_2\) and electron trapping was found to affect PBTI predominantly. Kerber et al. [111] discussed on electron trapping in SiO\(_2\)/HfO\(_2\) dual layer gate stacks in detail and claimed that electron traps in the HfO\(_2\) are the source of the excess charge trapping in HfO\(_2\) resulting in severe PBTI. These electron traps are presumably oxygen vacancies in the high-\( \kappa \) layer [112]. There have been reports of alternative explanation of PBTI induced \( \Delta V_T \) instability where stress-induced defects generation were assumed to be the cause of the degradation [113-114]. Strong relaxation effects were also observed during PBTI in nFETs with SiO\(_2\)/HfO\(_2\) dual layer gate stacks.
Cartier et al. showed a direct correlation \( \frac{\Delta I_g}{I_g} \sim dV_t^3 \) of stress-induced leakage current and \( \Delta V_T \) at both room and accelerated temperatures due to PBT stress shown in Figure 2.16 [33]. Early findings show that \( V_T \) instability and SILC generation are due to the same defects which are Oxygen vacancy related shallow defects generated in the HfO\(_2\). These defect sites then work as stepping stone during trap-assisted tunneling process causing SILC.

![Figure 2.16](image)

**Figure 2.16** (left) SILC and \( V_T \)-shift shows direct correlation at both room and high temperature. (Right) High-\( \kappa \)/MG band diagram during PBT stressing showing tunneling and charge trapping in the bulk HfO\(_2\). DT is direct tunneling and TAT is trap-assisted tunneling [33].

As high-\( \kappa \) nFETs show large noise in the gate current due to SILC, this makes the detection of Time-to-breakdown even more complicated during TDDB test.

### 2.6 Breakdown by Ramped Voltage Stress

Ramped voltage stress (RVS) technique is a fast measurement method to evaluate gate dielectric reliability [115-117]. In this method, gate voltage is ramped at a certain ramp
rate ($\Delta V/\Delta t$) until catastrophic BD occurs. From the I-V characteristics, breakdown voltage $V_{BD}$ distributions can be found for the device in stress. So far, $V_{BD}$ method has been used to study intrinsic breakdown behavior of gate dielectric. The statistical distribution of this intrinsic $V_{BD}$ has been found to follow Weibull distribution.

Also from industry point of view, to reduce defect density in the dielectric or to achieve near zero ppm (parts per million), continuous process improvement, increased qualifications and screening require time consuming test. This ultimately increases manufacturing cost. Hence to replace time consuming constant voltage stress, RVS has been applied as an alternate fast method to qualify gate dielectric integrity. Original idea of the conversion from RVS to TDDB is based on the integration of cumulative damage proposed by Berman [115]. Kerber et al. had reported that VRS and CVS results are congruent for high-$\kappa$ devices in terms of voltage acceleration, Weibull distribution and thermal activation [118]. Figure 2.17 (left) shows how 1st BD has been defined in time domain during CVS. Then, breakdown voltage ($V_{BD}$) from ramp voltage stress was translated to $T_{BD}$ and compared with directly measured $T_{BD}$. This is shown in Figure 2.17 (right). This has been applied to 1st BD. But from a practical circuit/chip reliability point of view, 1st BD does not essentially alter circuit functionality [119]. Therefore, this fast RVS technique needs to be verified on failure time with a higher specified fail current ($I_{FAIL}$). This time-to-fail ($T_{FAIL}$) will include progressive breakdown time as well. So, a bending at low percentile is expected which would change $T_{FAIL}$ distribution to non-Weibull at low percentile. If CVS is employed to produce this non-Weibull $T_{FAIL}$ distribution, a very large sample size (~1000) is required. This would be even put more constraint on manufacturing time and cost.
Progressive breakdown time has become an essential parameter for accurate reliability projection. Hence an appropriate technique is required to characterize progressive breakdown time. It will be discussed in chapter 6 that this RVS method can be utilized to exclusively characterize progressive breakdown time as well.

### 2.7 Chapter Summary

This chapter summarizes several reliability issues of high-κ/metal gate and SiO₂ oxide focusing mainly on dielectric breakdown physics. Even though there has been considerable performance improvement of this new dielectric material, reliability issues such as TDDB, RVS, NBTI, PBTI for the multilayer gate stacks are not well understood yet. Hence, reliability seems to act as showstopper for the integration of this new dielectric material in future CMOS technology nodes. Therefore, systematic BTI investigation of high-κ and interfacial layer is required. For TDDB, studying progressive
breakdown phase and time to fail based on specific failure current would be more meaningful in terms of circuit or product reliability point of view.
CHAPTER 3
DEVICE FABRICATION AND ELECTRICAL CHARACTERIZATION

3.1 Introduction
This chapter describes the fabrication detail of MOS devices based on TiN/HfO$_2$ gate stacks and HfO$_2$-only Metal-Insulator-Metal (MIM) capacitors. The electrical characterization techniques performed to study breakdown of the dielectrics are also discussed.

3.2 TiN/HfO$_2$ based MOS Devices Fabrication
Various deposition process have been attempted to deposit HfO$_2$ thin films. Physical methods like e-beam evaporation [120], sputtering [121] in addition to chemical methods like anodization [122], atomic layer deposition (ALD) [123-125], and chemical vapor deposition [126-127] have been used for the deposition of thin HfO$_2$ films. Chemical methods demonstrated more advantages compared to physical methods due to their better controllability of growing uniform layers on the substrate and easy composition control. Even Though thin HfO$_2$ films are very difficult to synthesize, ALD and MOCVD (metal organic CVD) have been found most promising among these chemical processes. In ALD process, precursors are given alternately into the deposition chamber. Self-limiting heterogeneous reactions take place on the substrate surface. The film grows one monolayer at a time and the deposition cycle determines the total thickness of the film. For MOCVD, a metal organic compound is used as one of the precursors. An essential requirement for MOCVD process is that the precursors
should have the appropriate physical properties and decomposition characteristics. For MOCVD process, a cold wall reactor is used with the precursors being delivered to the heated substrate by a carrier gas [128]. Detail description on the MOCVD process has been described in the reference [128]. It was found that ALD grown HfO$_2$ films are amorphous while MOCVD grown films are more of crystalline structure. Also, the amount of interfacial SiO$_2$ is greater in MOCVD grown films compared to ALD films [129].

For the gate stack of TiN/HfO$_2$/SiO$_2$/p-Si considered in this research, HfO$_2$ film was deposited by various cycles of atomic layer deposition (ALD) on p-type Si substrate ($\rho = 0.01$-$0.02$ Ohm-cm). For these blanket HfO$_2$ films, oxidation was performed using precursors tetrakis (ethylmethylamino) hafnium (TEMAHf, Hf[N(CH$_3$)(C$_4$H$_5$)]$_4$) and O$_3$ [130]. Wafer temperature was held at $330^\circ$C while an ALD cycle was being performed. An ALD cycle has TEMAHf pulse, inert purge, O$_3$ pulse, and inert purge. To achieve a growth rate of 0.08nm/cycle, wafer temperature, reactor pressure, TEMAHf and O$_3$ pulse times were constant [131]. As for the HfO$_2$ and substrate interface preparation, differently processed interfacial SiO$_2$ layers were grown before HfO$_2$ deposition [132]. Pre and post deposition annealing were done at $700^\circ$C for 60s in NH$_3$. N$^+$-ringed nMOS capacitors and nMOSFETs were fabricated using the standard CMOS process flow.

The high-$\kappa$ based metal-insulator-metal (MIM) capacitors were fabricated with a 4nm ALD HfO$_2$ (with 10% SiO$_2$) deposited on bottom TiN electrode. As-deposited HfO$_2$ (or more specifically Hf Silicate) is found to be amorphous and after $500^\circ$C post deposition anneal. Both top and bottom electrodes were deposited by ALD. The root-mean-square surface roughness of titanium nitride (TiN) layer was less than 1nm as
measured by atomic force microscopy [133]. For top electrode, TiN/W stacks were deposited. The MIM structures used were annealed after deposition at 800°C in N2 ambient for 20s. These Hf-silicate samples changed to crystalline due to the post deposition annealing at this high temperature. MIM capacitors of gate area $10^{-5}$ cm$^2$ were used.

3.2.1 Interfacial Layer Growth
For SiO$_2$–only gate structure, 2 nm ISSG SiO$_2$ growth was replicated similar to gate stack with a 60s post-DA in NH$_3$ at 700°C. Interfacial SiO$_2$ was also grown chemically. TiN, deposited by ALD, was used for top gate electrode.

All these state-of-the-art wafer level devices were fabricated at International SEMATECH cleanroom facility, Austin, Texas using standard CMOS process flow.

3.3 Electrical Characterization
Measurements of the electrical properties, parameters extracted from these measurements and control over these parameters lead to stable and high performance MOS devices. Bulk oxide and oxide-substrate interface are two major regions of the MOS system. Charges in these two regions are undesirable because they adversely affect the device performance and stability. The MOS capacitors and transistors are being used to study the electrical characteristics as they have the advantage of simplicity of fabrication and analysis. Following measurements techniques have been employed in characterizing the charges present in MOS capacitors and transistors using HfO$_2$ as gate dielectric.
3.3.1 Capacitance-Voltage (C-V) Measurement

The high frequency (HF) and low frequency (LF) capacitance-Voltage (CV) measurements were carried out using HP 4284 at the frequency range of 1 MHz to 100 Hz. The flatband voltage from this C-V graph has been calculated from NCSU CVC program [134]. From C-V measurements on MOS capacitors, important parameters like flatband voltage ($V_{FB}$), interface trap density ($D_{it}$), surface potential ($\psi_s$) have been calculated. Also, C-V curves with double sweep provide hysteresis values.

3.3.2 Conductance Measurement

To study slow and fast traps at the oxide/semiconductor interface, it is essential to investigate conductance measurements at various frequencies. Hence these conductance measurements were carried out at various frequencies using HP4184. The frequencies were 1 KHz, 100 KHz, 1 MHz. This was used to measure the interface state density of capacitors which was computed using equation (3.1) and (3.2) [135].

$$\frac{G_p}{W} = \frac{wG_mC_{ox}^2}{G_m^2 + W^2 (C_{ox} - C_m)^2}$$  \hspace{1cm} (3.1)$$

$$D_{it} = \frac{2.5}{q} (\frac{G_p}{W})_{max}$$  \hspace{1cm} (3.2)$$

Where $G_m$ is the conductance measured, $C_{ox}$ is the accumulation capacitance, $w$ is the frequency, and $C_m$ is the capacitance at the particular frequency and gate voltage.
3.3.3 Stress Measurement

High field stress in gate oxides of MOS devices is known to generate defects such as interface states, electron traps, positively charged donor-like states etc. When the defect density reaches a critical value, gate oxide goes to catastrophic breakdown. Oxide integrity was studied by time-dependent measurements by applying constant bias and simultaneously measuring current at different nodes of MOSFET devices. As the constant bias is applied, electrons would flow from cathode to anode contact. Figure 3.1 shows this schematically with a band diagram of a dual layer gate stack during constant voltage stress (CVS) in substrate injection mode. Due to the high field stress, electrons travel by direct tunneling through thin interfacial layer and trap-assisted tunneling through thicker high-\(\kappa\) layer. For CVS, gate current was always measured during stress.

![Figure 3.1](image_url) Schematic of a band diagram during constant voltage stress (CVS) showing the flow of electrons from cathode to anode side.
3.3.3.1 **Constant Voltage Stress.** Constant voltage stress (CVS) is implemented by applying positive or negative bias on gate while keeping drain, source and substrate grounded as shown schematically for a MOSFET in Figure 3.2. During stress, gate current is measured to estimate charge by integrating gate current over time as shown in equation 3.3 [135] and also to record time-to-breakdown (T$_{BD}$) based on the specified fail current.

\[
Q_{\text{ inj}} = \int_{t_1}^{t_2} J_g(t) \, dt
\]  

(3.3)

![Figure 3.2](image_url)  
**Figure 3.2** Constant voltage stress (CVS) set-up for MOSFET. For time-dependent dielectric measurement, source, drain and substrate are grounded and bias voltage is applied at the gate. Gate current, $I_g$ is measured simultaneously.
The voltage drop across the stack for the applied bias $V_g$ follows the following potential balance:

$$V_g = \Psi_s + V_{stack} + V_{FB}$$  \hspace{1cm} (3.4)

where $\Psi_s$ is the surface potential, $V_{FB}$ is flatband voltage. For bulk doping density $\approx 10^{17}$ cm$^{-3}$, $V_{FB} \approx -0.5$ V (determined from NCSU CVC program [129]) for high-$\kappa$/SiO$_2$ gate stack and for SiO$_2$- only capacitors, $V_{FB} \approx -0.7$ V were found. For surface potentials $\Psi_s$ (which is $2\phi_b$) for gate stack and SiO$_2$-only capacitors were measured 0.95 V and 0.918 V respectively.

The band diagram of a MOS structure at flatband with a high-$\kappa$ dual layer stack is shown in Figure 3.3. As the high-$\kappa$ gate stacks consist of a thin interfacial SiO$_2$, a thicker high-$\kappa$ layer and metal gate, any applied gate voltage ($V_g$) will partly drop over the interfacial layer and the high-$\kappa$, whereas the distribution depends on the physical layer thicknesses and the $\kappa$-values. At applied bias, the potential distribution across the stack is calculated as follows [66].

$$V_{OX} = E_{H-K} \times T_{H-K} \times (1 + \frac{EOT_{IL}}{EOT_{H-K}})$$ \hspace{1cm} (3.5)

$$V_{OX} = E_{IL} \times T_{IL} \times (1 + \frac{EOT_{H-K}}{EOT_{IL}})$$ \hspace{1cm} (3.6)
Here, $V_{OX}$ is the voltage across the gate stack, $E_{H-K}$ and $E_{IL}$ are fields across, $T_{H-K}$ and $T_{IL}$ are the physical thickness, and $EOT_{H-K}$ and $EOT_{IL}$ are the effective oxide thickness of high-κ and interfacial layers respectively.

**Figure 3.3** The energy band diagram in flatband condition with $E_c$ the Si conduction band, $E_v$ the Si valence band, $E_f$ the semiconductor Fermi level, $E_i$ the intrinsic Fermi level, $E_g$ the band gap, $\varphi_s$ the semiconductor work function, $\varphi_m$ the metal work function, $\varphi_{b,1}$ the potential barrier for the interface and $\varphi_{b,2}$ for the high-κ, $\varphi_{ms}$ the work function difference and $\chi$ the semiconductor electron affinity. The EOT of the stack is 1.6 nm with p-Si substrate, 1 nm interfacial SiO$_2$, 3 nm high-κ dielectric ($k = 20$, $\varphi_{b,2} = 1.5$ eV) and a mid gap metal gate electrode. [136].

In case of gate injection ($V_g<0$) the leakage current is determined by electron tunneling through the high-κ and the interfacial layer (Figure 3.4a). For substrate injection ($V_g>0$), the electrons tunnel through the interfacial layer and just partly (or even not) through the high-κ before entering the high-κ conduction band (Figure 3.4b).
Figure 3.4  (a) Gate injection: If a negative bias at the gate is applied electrons tunnel from the gate electrode through the high-κ and then the interfacial layer. (b) Substrate injection: With a positive bias applied electrons tunnel from the Si substrate towards the electrode. Already at relative low voltages electrons start to enter the high-κ conduction band and tunnel only through the interfacial layer [136].

3.3.3.2 Negative Bias Temperature Instability (NBTI). The basic equation for a p-channel MOSFET threshold voltage is given by

\[ V_T = V_{FB} - 2\Phi_F - \left| Q_B \right| / C_{ox} \quad (3.7) \]

where \( \Phi_F = (kT/q)\ln(N_D/n_i) \), \( \left| Q_B \right| = (4qK_{F}N_D)^{1/2} \) and \( C_{ox} \) is the oxide capacitance per unit area. The other symbols have their usual meaning. The flatband voltage is given by

\[ V_{FB} = \Phi_{MS} - Q_f/C_{ox} - Q_{it}(\Phi_S)/C_{ox} \quad (3.8) \]

where \( Q_f \) is the fixed charge density and \( Q_{it} \) the interface trap density. The only parameters that can lead to threshold voltage shifts are the fixed charge density \( Q_f \) and the
interface trapped charge density $Q_{it}$. Either or both of these charge densities are changed when negative bias is applied to the gate for long stress times and/or elevated temperatures. For NBTI measurements, stress-sense-stress sequence was followed using an HP 4145B semiconductor parameter analyzer.

3.3.3.3 Stress Induced Leakage Current (SILC) Measurement. SILC has been used as a tool for the analysis of the trap generation and breakdown physics of gate dielectrics. For oxide thickness less than 6.5 nm, post-stress current though the oxides is a steady state signal [47]. Figure 3.5 shows the fresh and post-stress I-V characteristics of high-$\kappa$ nMOS devices stressed in inversion. The gate current was sensed at low gate voltage range (0V to +1.6V) interrupting constant voltage stress. It can be noted that the total gate current $I_{g,\text{measured}} = I_{\text{tunnel}} + I_{\text{SILC}}$ where the tunneling current is the current through the ideal oxides without any traps [137]. The density of neutral electron traps increases during stress and a gradual increase in SILC is observed [138]. But the tunneling current does not change as the stress continues. In this research, the change in gate current after stress compared to before stress current $[(I_g(t)-I_g(0))/I_g(0)]$ sensed at low bias voltage has been considered to account for the change in SILC or oxide trap density.
Figure 3.5 Fresh and post ramp-stress I-V characteristics for high-κ nMOS devices in inversion. Stress voltage was 2.4V and post-stress current measured at low voltage shown in the figure was measured after 1000 seconds stress.

3.3.3.4 Differential Resistance. Differential resistance, $R_{\text{diff}}$, calculated from the SILC data, could be a measure of dielectric degradation [138]. It is defined as $R_{\text{diff}} = \frac{\Delta V_g}{\Delta I_g}$. Initial I-V was measured for a low voltage range (for example, 0 to 1.5V) before the stress was started and it can be defined as $I_0$. Stress was then interrupted periodically to measure current at that same low voltage range and this current can be defined as $I_{\text{sense}}$. For each stress time, $\Delta V_g$ is the difference of the consecutive sense voltages and similarly $\Delta I_g$ is the change in current for that corresponding $\Delta V_g$. $R_{\text{diff}}$ is calculated from these two values of $\Delta V_g$ and $\Delta I_g$. $R_{\text{diff}}$ drops for the entire sense voltage range as the oxide goes into soft breakdown and drops significantly as hard breakdown occurs. It behaves like a conductor (low and constant resistance with gate voltage) after HBD.
3.3.4 TDDB (Time Dependent Dielectric Breakdown) Measurement

To study the dielectric breakdown behavior, it is necessary to examine the Time Dependent Dielectric Breakdown characteristics. The breakdown time is measured using either constant current or constant voltage stress. A breakdown is detected when a permanent low resistance path is formed between the cathode and the anode or the stress current reaches specified high value of current level. CVS was given in this case and the gate current variation with stress time (I-t) was monitored to obtain the time to breakdown (T_{BD}). For all three gate stacks considered here, devices were subjected to high filed stress during CVS but still below their breakdown voltages. For the gate stack with thick high-κ, applied CVS was 5.1 V which is below the break down voltage of the gate stack. For MIM-C, V_{BD} was around 3V and CVS was performed at 2.6V. For ISSG SiO\textsubscript{2}-only capacitors, the experimentally measured breakdown field was 17 MV/cm and the applied electric field for CVS was 13.75MV/cm (2.2 V).

The charge to breakdown (Q_{BD}) was computed using (3.7). Q_{BD} is defined as the charge flowing through the oxide until it breaks down.

\[
Q_{BD} = \int_{0}^{t_{BD}} I_{G} dt
\]  

(3.9)

Where t_{BD} is the time to break down and the I_{G} is the gate current during stress. Q_{BD} of high-κ/SiO\textsubscript{2} interfacial layer, high-κ only and SiO\textsubscript{2}-only were used as a comparison. The devices having extrinsic defects (early failures) were screened out by capacitance–voltage
(C–V) and leakage current measurements at low voltage using a HP4284A LCR meter and a HP 4145 semiconductor parameter analyzer, respectively.

### 3.3.5 Weibull Statistics of Time-to-Breakdown

It is known that time-to-breakdown is a random variable and the distribution of $T_{BD}$ follows Weibull statistics. The cumulative distribution failure (CDF) for the Weibull distribution is:

$$F(t) = 1 - \exp\left(-\left(\frac{t}{\eta}\right)^\beta\right)$$

(3.10)

$\beta$ is the shape parameter or Weibull slope, and $\eta$ is the scale parameter or characteristic life. The measurements were carried out for more than 15 devices in each case to obtain the oxide breakdown statistics. The Weibull slope decreases with decreasing thickness, reflecting the larger statistical spread in the smaller trap densities required to form a breakdown path across thinner oxides [67]. From (3.8), when $t = \eta$, then $F(t) \sim 0.63$. $\eta$ is often referred to as $t_{63\%}$. An example of a Weibull distribution of the experimental time-to-fail data has been shown in Figure 3.6. As nMOS capacitors with a thick SiO$_2$ (6.2 nm) was stressed and $T_{BD}$ (or $T_{FAIL}$) was measured based on the fail current (100 $\mu$A). It is observed that the cumulative failure probability of experimental $T_{BD}$ data (symbols) follows Weibull distribution as shown by the line. Maximum likelihood estimation was used for parameter extraction. Weibull parameters like characteristic time, $\eta$ or $t_{63\%}$ and slope $\beta$ were found from the fit as 7110 seconds and 2.5 respectively.
Figure 3.6  Weibull distribution of \( T_{BD} \) for thick SiO\(_2\) nFET capacitors in accumulation. Symbols represent experimental \( T_{BD} \) data and line is a Weibull fit using maximum likelihood estimation (MLE). Weibull slope, \( \beta \) was 2.5 and \( \eta \) (or \( t_{63\%} \)) was 7110 seconds found from the fit.

To explain the method to plot the raw \( T_{BD} \) data in the Weibull scale, first the breakdown times have been sorted in the ascending order giving a rank to each \( T_{BD} \) data point from 1 to \( n \), where \( n \) is the total population. Then for the lowest \( T_{BD} \) data point, cumulative failure probability was calculated as \( F_1 = 1/n \), \( F_2 = 2/n \). For the highest \( T_{BD} \) data point, \( F_n = 99.99\% \) was chosen instead of 1 (\( n/n \)) as failure probability of 100\% can not be plotted in Weibit scale where Weibit (\( W \)) is defined as \( W \equiv \ln[-\ln(1-F)] \).

3.3.6 Voltage Ramp Stress (VRS) Measurement

Voltage ramp stress was applied to study gate dielectric integrity. Ramp rate is defined as the ratio of voltage step to time step (\( \Delta V/\Delta t \)). In the literature, there is confusion regarding the selection of ramp rate for ramp voltage study [139]. It was shown that ramp rate up to 1 V/s worked for the \( V_{BD} \) to \( T_{BD} \) conversion, but 2.014 V/s fails as the ramp
rate was too high. But it was found that this effect was due to larger voltage step, not for high ramp rate. Ramp rate can be made faster by reducing the time step. For this work, voltage step was chosen as small as 1mV to approximate linear ramp and also to avoid granularity effect. For time steps, several values such as 100ms, 10ms and 1ms were taken into consideration. Minimum time step was determined by the instrument resolution limit. With this voltage and time step combination, it was found that ramp rate can be higher than 2 V/s.

![Figure 3.7](image)

**Figure 3.7** Schematic of voltage ramp stress. Small voltage step was chosen to approximate linear ramp and also avoid the granularity effect.

From current-voltage \((I_g-V_g)\) curve as shown in Figure 3.8 (a), \(V_{\text{FAIL}}\) was extracted based on the exponential law \(I=\text{A}*\exp(BV)\) [140]. Also, it is worth to mention that interpolation was applied to calculate \(V_{\text{FAIL}}\) for a specific fail current, \(I_{\text{FAIL}}\). Statistical distribution of \(V_{\text{FAIL}}\) for high-\(\kappa\) pFETs is shown in Weibit scale (\(\text{Ln}(-\text{Ln}(1-F))\)) in Figure 3.8 (b).
Figure 3.8 (a) Fail voltage (V\text{FAIL}) was extracted from the I\text{g}-V\text{g} curve based on a specific failure current, I\text{FAIL} (10\,\mu A here), (b) an example of V\text{FAIL} distribution for high-\kappa pFETs. Specific failure current was 100 \,\mu A in this case as high-\kappa pFETs show significant progressive breakdown phase.

3.4 Chapter Summary

This chapter summarizes process information of Hf-based oxides and SiO2-based interfacial layer. All electrical characterization techniques used in this thesis were also discussed.
CHAPTER 4
CONSTANT VOLTAGE STRESS AND
TIME DEPENDENT DIELECTRIC BREAKDOWN (TDDB)

4.1 Introduction

In this chapter, we have considered a TiN/HfO$_2$/SiO$_2$/Si gate stack which has an EOT of 2.6 nm with the physical thickness of 2.1 nm ISSG SiO$_2$ interfacial layer and 3 nm HfO$_2$. Details of the device fabrication are provided in chapter 3. This gate stack represents the multi-layer structure that can be scaled to an EOT of 1 nm. Individual layers with identical process conditions were considered separately. TiN/4nmHfSiO (10% SiO$_2$)/TiN metal-insulator-metal capacitor (MIM-C) have been selected for high-$\kappa$ layer. The reason for selecting this capacitor structure (high-$\kappa$ on metal) is to eliminate the formation of any interfacial layer as compared to when deposited on Si. If the high-$\kappa$ oxide is deposited directly on Si substrate, due to the oxygen diffusion to the interface of high-$\kappa$ and Si, it usually forms an interfacial layer between them. TiN/2nm in-situ steam grown SiO$_2$/Si MOS capacitors were considered for evaluation of interfacial layer. Four different degradation regimes i) Defect generation, (ii) Soft breakdown (SBD), (iii) Progressive breakdown (PBD) and (iv) Hard breakdown (HBD) were monitored under constant voltage stress (CVS) for HfO$_2$/SiO$_2$ gate stacks.

The above mentioned four degradation phases were observed in gate current at time dependent dielectric breakdown (TDDB) stress voltage. Defect generation phase can be studied quantitatively by measuring gate current at low sense voltage. This current is called stress-induced leakage current (SILC). SILC behavior was studied by
the increase in gate current and differential resistance calculated from SILC. Analysis of low voltage SILC (LVSILC) at high stress voltages would help to identify the gate stack degradation in terms of trap energy distribution and trap location. Therefore, LVSILC was then analyzed in the context of stress and sense voltage dependence. Also, to isolate the contribution of interfacial layer (IL) in SILC formation, two structures with same high-κ layer but different IL were examined.

Studying breakdown behavior at room temperature provides some fundamental characteristics of the dielectric material. But for practical purposes, circuits would operate at considerably higher temperature than room temperature due to the high density. Also, high-κ gate stacks show high temperature dependence in SILC and time-to-breakdown ($T_{BD}$). Hence, a closer investigation of SILC and $T_{BD}$ at accelerated temperature would provide more accurate estimation of these parameters at operating condition.

4.2 Constant Voltage Stress at Room Temperature

4.2.1 Gate Current Analysis with Stress Time

Figure 4.1 shows the gate current change with stress time when CVS was applied on high-κ/IL gate stack (3nm HfO$_2$/2.1nm ISSG SiO$_2$) of area $10^{-8}$ cm$^2$. Four different regimes of degradation can be observed as indicated in the figure (Defect generation/charge trapping, soft breakdown, progressive breakdown and hard breakdown).
During initial stress period, a gradual decrease in stress current (~19%) was observed. It was mostly due to charge trapping in either HfO$_2$ layer or interfacial layer. The stress current then becomes noisy, a signature of defect generation. This regime is widely known as soft breakdown (SBD). In substrate injection mode, soft breakdown starts with the formation of localized conduction path in the interfacial SiO$_2$ layer [141]. The process continues further for several hundred seconds. This regime was followed by progressive breakdown as shown in the inset of the Figure 4.1 where gate current was sharply increasing but noisy pattern of stress current were still visible. Due to aging of the percolating path in the gate dielectric, progressive breakdown is observed [141-142]. Following the progressive breakdown, an immediate thermal run away (HBD) can be seen causing the entire gate stack to breakdown (Figure 1).
To analyze the contribution of IL individually, nMOS-C of TiN/2nm ISSG SiO₂/p-Si is being subjected to constant voltage stress at 2.2V. Three different degradation regimes (trap generation, SBD, HBD) are visible as shown in Figure 4.2(a). The first 2000s current shows gradual decrease due to the defects like interface traps generation. After 2000 sec, complex fluctuations in the gate current can be observed (in the inset of Figure 4.2 (a)) which definitely indicates a soft breakdown of this ultra thin ISSG SiO₂ gate oxide [32, 78]. Soft breakdown typically occurs when a critical number of traps form an unstable conducting path between cathode and anode at different locations of the dielectric [143]. As the stress continued, energy dissipation of these localized areas increases and drives the capacitor into thermal runaway or hard breakdown. Figure 4.2(b) shows that during TDDB measurement of ultra thin ISSG SiO₂ a clear soft breakdown was visible within short period of stress, but it rarely reached the hard breakdown till 50000 seconds. Gate voltage was used 2.2 V as compared to 5.1 V for the gate stack. Ultra thin thermally grown SiO₂ showed this type of breakdown behavior at low applied voltages [32].

![Figure 4.2](image-url)  
(a)  
**Figure 4.2** (a), (b) Gate current evolution at CVS (2.2V, 25°C) for TiN/SiO₂/Si nMOS capacitor.
When CVS was applied on MIM-C (TiN/4nm HfSiO/TiN), a small increase (~2.5%) was observed compared to high-κ/IL gate stack until it reached the hard breakdown shown in Figure 4.3. The inset of Figure 4.3 shows very minimal change in stress current for this MIM-C prior to HBD. Similar breakdown characteristics were also observed by F. Mondon et al. [143] for thin high-κ MIM-C.

Figure 4.3 Gate current with stress time at CVS (2.6V, 25°C) for ALD TiN/HfSiO(10% SiO₂)/TiN MIM-C.
4.2.2 Analysis with Electric Field Dependence

The breakdown field across the ISSG SiO₂ and that of high-κ gate dielectric can be estimated by apply a ramped voltage stress (RVS). Instantaneous increase of Iₔ by an order of magnitude is considered as hard breakdown (HBD). Figure 4.4 shows I-V characteristics for RVS applied on ISSG SiO₂ nMOS-C in inversion regime (substrate injection). Voltage across oxide, \( V_{ox} = V_g - V_{FB} - \phi_s \), where \( \phi_s \) is the surface potential. For bulk doping density \( \approx 10^{17} \text{ cm}^3 \), \( V_{FB} \approx -0.7 \text{ V} \) (determined from NCSU CVC program [134], and breakdown voltage, \( V_{BD} \approx 3.0 \text{ V} \), \( E_{BD}^{SiO₂} \approx 17 \text{ MV/cm} \), which is comparable to the theoretical value of 15 MV/cm [144].

\[ \text{Figure 4.4} \] I-V characteristics under ramped voltage stress (RVS) applied on n⁺-ringed nMOS-C. \( E_{BD} \approx 17 \text{ MV/cm} \) is comparable with the theoretical value of \( \approx 15 \text{ MV/cm} \).

Figure 4.5 shows breakdown characteristics of MIM capacitor with 4 nm HfSiₓOᵧ (10% SiO₂) as insulating material. \( E_{BD}^{HfSiO} \approx 6.5 \text{ MV/cm} \), which is comparable to the theoretical value of 7 MV/cm for HfSiON [144]. McPherson showed that \( E_{BD} \)
ακ⁻⁰·⁵. For Hf-silicate, κ ≈ 10 to 15 [145], and for HfO₂, κ ≈ 20-25; hence, E_{BD}^{HfO₂} may be expected to be in the range of 4–5 MV/cm in our films. This is within the theoretical limits of 3.9 to 6.7 MV/cm [144]. This further indicates that the dielectrics follow the trends for hard breakdown. The field across ISSG SiO₂ seems to severely suffer from the soft breakdown degradation compared to high-κ layer.

Figure 4.5 I-V characteristics under RVS applied on HfSiₓOᵧ (10% SiO₂) based MIM capacitors. E_{BD} ≈ 6.5 MV/cm is comparable with the theoretical value of ~7 MV/cm.

It is, therefore clear that the gate stack enters into the SBD mode as the IL enter the SBD. The conduction process in high-κ is due to the standard trap assisted tunneling. It is possible that the interfacial layer never enters into hard breakdown but the gate stack is driven into the hard breakdown regime when the high-κ layer suffers from it as evidenced by the MIM-C breakdown characteristics. The progressive breakdown regime prior to gate stack hard breakdown is mainly due the degradation state of the interfacial layer [141].
4.3 Analysis with Stress-Induced Leakage Current

To further understand the breakdown process of high-\(\kappa\)/IL structures, stress induced leakage current was measured at low gate voltage. SILC represents the defects formation in oxide during CVS [146]. For TiN/HfO\(_2\)/SiO\(_2\) (IL)/Si gate stack, due to defect generation, gate current increased at low gate voltage (Figure 4.6) when sensed after interrupting the applied stress voltage. More than two orders of magnitude increase in gate current \((I_g)\) at \(V_g = 1\) V clearly defines the soft breakdown regimes in SILC. After approximately 513 seconds when hard breakdown occurred, saturation in gate current was observed.

![Graph showing gate current vs gate voltage for TiN/HfO\(_2\)/SiO\(_2\)/p-Si with SILC and SBD regions at different time points.](image)

**Figure 4.6** Stress induced leakage current (SILC) in TiN/HfO\(_2\)/IL (SiO\(_2\))/Si. These \(I_g-V_g\) measurements taken at stress intervals show gradual increase in gate current for the measured voltage range. Few orders of magnitude increase in \(I_g\) is observed from SILC to soft breakdown mode.

For the 2nm ISSG SiO\(_2\) capacitors (Figure 4.7), soft breakdown was clearly observed when gate current was measured within the range of \(V_g = 0\) to 1.5V. Two orders of magnitude gate current increase at \(V_g = 0.5\) V indicates a significant conducting path formation inside the SiO\(_2\) dielectric after soft breakdown. On the other hand, when gate
current was measured periodically interrupting stress voltage on MIM-Capacitors, no such change in gate current was observed till 2000s. Once the HfO$_2$ dielectric went into thermal breakdown or HBD, a sudden increase in $I_g$ (almost 3 to 4 orders of magnitude) could be observed (Figure 4.8). SILC is limited in MIM-Capacitors used here compared to the ISSG SiO$_2$ capacitors. It is therefore, possible that observed SILC in gate stack is mainly due to the increase in gate current because of soft breakdown of the IL.

Figure 4.7 Stress induced leakage current (SILC) in TiN/SiO$_2$/Si nMOS-C.
Figure 4.8 Stress induced leakage current (SILC) in TiN/HfO$_2$/TiN MIM-C. Sense current did not show any SILC in the form of a gate current increase.

4.3.1 Analysis with Differential Resistance

Differential resistance, $R_{\text{diff}} (\Delta V_g / \Delta I_g)$, calculated from the SILC data, could be a measure of dielectric degradation [141]. Figure 4.9(a) shows gradual decrease of differential resistance of the gate stack (high-$\kappa$/IL) with stress time. $R_{\text{diff}}$ drops significantly as the oxide goes into soft breakdown and then hard breakdown. It behaves like a conductor (low and constant resistance with gate voltage) after HBD. ISSG SiO$_2$ capacitors showed decrease in $R_{\text{diff}}$ (Figure 4.9b) after soft breakdown (measured after 5000s), then after hard breakdown it reduces significantly and finally becomes constant. On the contrary, MIM-C (Figure 9c) showed no change in $R_{\text{diff}}$ until it reaches hard breakdown.
Figure 4.9  Differential resistance of the dielectric for (a) HfO₂/IL gate stack; (b) ISSG SiO₂-only nMOS-C; (c) metal-insulator-metal capacitors.
Figure 4.9  Differential resistance of the dielectric for (a) HfO$_2$/IL gate stack; (b) ISSG SiO$_2$-only nMOS-C; (c) metal-insulator-metal capacitors (continued).

4.3.2 Voltage dependence of SILC

In thick oxides (>4 nm), electrical stress-induced defects are mainly located in the bulk of the oxides and the stress-induced gate leakage (SILC) is dominated by bulk-trap-assisted tunneling and is independent of the size and polarity of sense voltages [147]. It represents a direct measure of trap density and thus is adopted as a monitor to assess oxide degradation [148]. But for thin dielectrics, use of low voltage SILC or LVSILC for gate voltage <1 V is widely used to investigate the stress induced defects at and near the
interface [149, 150]. For gate oxide thickness below 3.5 nm and stress voltages below 5 V, tunneling via interfacial traps created from stress causes SILC [150]. This LVSILC can be detected in low gate voltage regime. At the onset of higher sense voltages, this effect diminishes. For high-κ/metal gate nMOSFET, SILC during positive bias temperature stress (PBT) has drawn a lot of attention [33, 141,151]. The origin of SILC such as trap filling, trap creation, trap location or the nature of the traps for this multi-layer gate stack is still unclear.

In the previous section, SILC was mainly observed in the thin interfacial layer of high-κ gate stacks. A separate SILC study was performed on HfO₂-only and SiO₂-only devices. It was found that SILC was minimal in HfO₂-only devices but significantly observed for the SiO₂ devices [152]. It is also known that the intrinsic trap density in high-κ layer is much higher than in the interfacial layer. In a multi-layer gate stack, therefore, it is important to evaluate the stress-induced defect generation in the thin interfacial layer. SILC behavior of two different gate stacks with identical high-κ layer but different interfacial layer thickness has been studied. In addition to the multi-layer gate stack, a control device with SiO₂/metal gate has been considered. These SiO₂ reference devices were fabricated following identical process conditions as the interfacial layer of the high-κ gate stack. Normalized SILC has been defined as $\Delta I_g(t_s)/I_{g0} = [I_g(t_s) - I_{g0}]/I_{g0}$. Here $I_{g0}$ and $I_g(t_s)$ are the current density before stress and after time, $t_s$ respectively at a particular sense voltage.
4.3.2.1 Stress Voltage Dependence of SILC. Metal gate/high-κ nMOS capacitors were subjected to high field stresses in inversion and gate current was measured periodically interrupting stress. For each stress voltage \( V_{g,\text{stress}} \), normalized SILC (\( \Delta I_g/I_{g0} \)) was calculated at low sense voltage from \( I_g-V_g \) curve measured for all stress intervals. A log-log plot of \( \Delta I_g/I_{g0} \) with stress time shows power-law dependence for the experimental stress time window up to 1000 seconds (Figure 4.10). In this case, power-law exponent was found to be 0.66 for all stress voltages. This power law dependence was observed for short stress time, but for longer stress periods, saturation was observed for all stress voltages.

![Figure 4.10](image-url) Stress voltage dependence of stress-induced leakage current for TiN/HfO\(_2\)/SiO\(_2\) (3 nm/2.1 nm) nMOS capacitors (10\(^{-5}\) cm\(^2\)). For all stress voltages, SILC follows power law.

It was earlier reported that SILC has a power-law dependence on stress time [50], and the exponent of the power-law was reported to be 0.5 [152], which led to the explanation that trap generation is related to a (hydrogen) diffusion process through the
oxide. For the gate stack considered here, the power-law exponent of 0.66 indicates different precursor defects which are oxygen vacancies.

4.3.2.2 Sense Voltage Dependence of SILC. As shown in Figure 4.11, a peak in LVSILC is observed at low bias voltage ($V_g = 0.3$ V and 0.35V) after CVS at 2.4V and 3.5V respectively for the TiN/HfO$_2$/SiO$_2$/p-Si gate stack.

![Figure 4.11](image)

**Figure 4.11** Sense voltage dependence of stress-induced leakage current for TiN/HfO$_2$/SiO$_2$ (3 nm/2.1 nm) nMOS capacitors ($10^{-5}$ cm$^2$). Two different constant voltage stresses were applied at substrate injection mode. The lines are drawn for visual guide. The right figure is a schematic of the trap energy levels in the interfacial SiO$_2$ layer.

This behavior is mainly because of correspondence of the energy levels of electrons in Si conduction band with that of trap energy levels in the interfacial oxide. This has been schematically shown above. The trap energy levels in the interfacial layer matches with discrete energy levels of electrons in Si channel which could be detected by sensing LVSILC. Peak position shifts slightly with increasing stress voltage because of possible formation of discrete defect levels close to the interface.
An investigation of the SiO₂-only device (2 nm ISSG SiO₂ nMOS-C) reveals a LVSILC behavior that shows a strong sense- voltage dependence (Figure 4.12). The peak is observed around $V_g=0.6V$ for this SiO₂-only devices. This dominant component is due to trap-assisted tunneling through newly generated oxide defects in the SiO₂ layer. This peak position of the normalized SILC for SiO₂-only devices ($V_g = 0.6$) varies from that of high-$\kappa$/metal gate stack ($V_g = 0.3$ or 0.35V). This difference is possible due to their thickness (EOT) variation. The similarity in SILC degradation indicates that interfacial layer plays a crucial role in the degradation of the gate stack by generating defects in short stress time. It was also discussed before that interfacial layer was degrading first in the gate stack breakdown process [152-154]. For that purpose, several degradation criteria such as gate leakage current characteristics during stress, differential resistance measured from SILC data and charge to breakdown were compared. Hence, it can be said that defects level located in the interfacial layer originates SILC and subsequently degrades gate stack to go into breakdown.

![Figure 4.12](image)

**Figure 4.12** Sense voltage dependence of stress-induced leakage current for 2 nm SiO₂-only nMOS capacitor ($10^{-5}$ cm²) with metal gate. Constant voltage stress was performed at substrate injection mode (+2.6V).
4.3.3 Normalized SILC Comparison: Varying Interfacial Layer

Two different gate stacks with identical high-κ (3nm HfO₂) have been subjected to same constant voltage stress. Both of these gate stacks have ISSG SiO₂ layer as interfacial layer and thickness were 2.1 nm and 1.1 nm. Figure 4.13 shows current variation of these stacks before stress. Due to the total EOT difference, thinner interfacial SiO₂ stack shows higher leakage current. In addition, because of the interaction between the high-κ and the thinner interfacial layer the intrinsic trap density increase in a thinner layer as compared to a rather thicker interfacial layer (2.1 nm).

![Figure 4.13](image)

**Figure 4.13** Before stress current comparison for different interfacial SiO₂ layer thickness. Both of these gate stacks have 3 nm HfO₂ layer.

As the normalized SILC growth was analyzed for both gate stacks, devices with thinner IL has lower ΔIₙₐ/Iₙ₀ as a function of stress time as the current in the fresh device was higher (Figure 4.14). But a higher rate of increase (0.66 compared to 0.53) with stress time is observed for 2.1 nm SiO₂ layer gate stack as compared to 1.1 nm interfacial layer. Therefore, even though high-κ layer thickness was same for these two stacks, this
SILC growth is due to higher defects generation in the thicker interfacial layer. It was reported that high-κ layer does not really suffer from SILC where as interfacial oxide does degrade [35]. Assuming minimal contribution from high-κ layer one can conclude that thicker and better quality oxide degrades at a higher rate due to stress-induced defect formation in the interfacial layer.

Figure 4.14 Normalized SILC comparison varying interfacial layer thickness. Thicker interfacial layer (2.1nm) showed more defect generation than thinner IL. High-κ thickness was 3 nm for both gate stacks.

4.4 Charge to Breakdown (Q_{BD}) Analysis

To further ascertain the impact of interfacial layer, the charge-to-breakdown (Q_{BD}) characteristics were estimated for the individual layers and the gate stack. When MIM-C was subjected to CVS with electric field 6.5MV/cm, Q_{BD} was observed to be $4.18 \times 10^4 C/cm^2$. Separate breakdown study on single ISSG SiO_2 layer with 13.75MV/cm electric field showed a Q_{BD} of $4.94 \times 10^7 C/cm^2$. The higher observed Q_{BD} value is mainly due to substrate injection [154]. Analytically, the leakage current characteristics of fresh ISSG SiO_2 capacitors show higher density of fixed charges in the dielectric. Also, in ultra-thin SiO_2, soft breakdown occurs fast whereas hard breakdown
takes longer time in most cases [32]. That resulted in a higher $Q_{BD}$ when it was subjected to constant voltage stress. For the gate stack considered, the calculated breakdown charge, $Q_{BD}$ was found to be $3.95 \times 10^3 \text{C/cm}^2$ with average fields across the interfacial layer, $E_{IL}^{IL} \sim 18 \text{MV/cm}$ and high-$\kappa$, $E_{H^{\kappa}}^{H^{\kappa}} \sim 3.5 \text{MV/cm}$. The fields were estimated similar to the reference [142]. It is known that because of the difference in dielectric constant between ISSG SiO$_2$ and HfO$_2$ most of the voltage drop occurs mostly across the ISSG SiO$_2$. Figure 4.15 shows $Q_{BD}$ distribution with electric filed across the dielectrics for MIM capacitor, ISSG SiO$_2$ and high-$\kappa$/IL gate stack under substrate injection.

Figure 4.15  $Q_{BD}$ vs. equivalent electric field for high-$\kappa$ gate stack, MIM capacitor and SiO$_2$-only devices under substrate injection. An agreement is observed for the gate stack and SiO$_2$-only devices.

A good agreement between gate stack and ISSG SiO$_2$ data for identical interfacial layer thickness is visible. This further confirms that the breakdown of ISSG SiO$_2$ layer determines the breakdown of the entire gate stack. Additionally, because the interfacial layer went into soft breakdown within short period of stress under substrate injection, it
immediately caused hard breakdown in high-κ layer subjecting the entire gate stack to HBD.

4.5 Constant Voltage Stress at Elevated Temperature

Gate stacks with high-κ gate dielectrics with metal gates are typically implemented in multiple layers as mentioned earlier in this chapter. It was reported that possible trap creation in the interfacial layer dominates the breakdown mechanism in a metal/high-κ/interfacial layer/Si gate stack when subjected to a constant voltage stress (CVS) at room temperature [141, 154]. For accurate estimation of operating voltage extrapolation, it is required that time dependent breakdown study be evaluated at an elevated temperature. Further understanding of temperature dependence of high-κ/IL gate stack can be achieved by investigating the response of the individual layers in the breakdown process. Temperature dependence of SiO₂ breakdown has been studied extensively [155-159]. For ultra-thin SiO₂, temperature dependence of time to breakdown (T_{BD}) and Weibull slope, β was described as thickness effect based on the percolation model [160]. It has been also suggested by Wu et al. that the strong temperature dependence on ultra thin oxides is due to the voltage-dependent defect generation rate [43]. Identical mechanism can be considered for the gate stack as the interfacial layer often is SiO₂, even though the interfacial oxide is not thermally grown. For high-κ gate stack, it has been reported that thermochemical breakdown mechanism is the primary degradation mechanism at high temperature [161]. Okada et al. [162] also reported that temperature dependence of TDDB lifetime in high-κ stacked gate dielectrics depends on the minority current through the high-κ dielectric and the trap creation. Along with T_{BD} study on the
high-κ/IL gate stack, it is critical to look at the SILC at elevated temperatures because both the initial current and the SILC are temperature dependent [151]. The SILC behavior of high-κ/SiO$_2$ gate stack has been studied in the literature [151,163]. It has been observed that SILC is due to assisted tunneling via trapped positive charges and neutral traps generated in the high-κ dielectric layer during stress in gate injection mode [32]. It was also reported that for substrate injection the bulk HfO$_2$ trap density is directly related to the SILC and at low stress voltage SILC will not be a reliability constraint at room temperature. Therefore, for further understanding of breakdown mechanism of high-κ/IL gate stack, it is essential to look at the temperature dependence of $T_{BD}$ and SILC of the multi-layer gate stack structure as well as the behavior of individual layers.

In this Chapter, SILC study on high-κ/IL gate stack, IL-only and high-κ-only suggests that IL is significantly contributing to stress current in breakdown at elevated temperature. In addition, we observe that the Weibull slope, an important parameter for the reliability projections, depends on the oxide thickness and the BD distributions become broader as oxide thickness decreases [32]. The activation energy of time to BD extracted from Weibull distributions show that the defects formation in high-κ layer is also contributing to the overall breakdown at high temperature. It was, therefore, demonstrated that (i) IL causes higher SILC for the high-κ/IL gate stack at elevated temperature for substrate injection, (ii) Weibull slope of $T_{BD}$ increases with temperature for the entire gate stack, and (iii) an Arrhenius temperature dependence of $T_{BD}$ in oxide breakdown.
4.6 Temperature Dependence of SILC

When ultra thin oxides were subjected to CVS, they showed low voltage SILC due to trap-assisted tunneling through positively charged oxide traps and also normalized SILC ($\Delta J/J_0$) is proportional to trap density [149]. Figure 4.16 shows the normalized SILC increase with stress time in ISSG SiO$_2$-only oxides when sensed in depletion regime ($V_{\text{sense}} = +0.6V$). Because $\Delta J/J_0$ is proportional to injected charge and follows power-law dependence [164], at room temperature, it shows an increase with stress time with an exponent of 0.1. Due to enhanced defect creation at higher temperature ($50^\circ$C is the investigated temperature here), the normalized SILC has a higher exponent (0.5). It is possible that higher SILC at higher temperature is also caused by the temperature enhanced conductance via existing traps, which can be seen from the $I_g$-$V_g$ curve taken at room temperature and at a high temperature before stress. But an observed increase in SILC with stress time at higher

![Figure 4.16](image-url)  

**Figure 4.16** Temperature dependent time evolutions of the SILC of TiN/ISSG SiO$_2$ nMOS capacitors under substrate injection.
temperature indicates enhanced trap generation in the oxides. It can be noted that the total gate current \( I_{g, \text{measured}} = I_{\text{tunnel}} + I_{\text{SILC}} \) where the tunneling current is the current through the ideal oxides without any traps [137]. The density of neutral electron traps increases during stress and a gradual increase in SILC is observed [138]. But the tunneling current does not change as the stress continues. The results have considered change in measured current \((I_{g2} - I_{g1})\) at two different stress times to account for the change in SILC or oxide trap density. For the stress voltage used in the experiment of ISSG SiO\(_2\)–only capacitors (2.2V) and the current density data shown in the stress time range (100 sec+), the SILC component is the changing component in leakage current density [137]. Therefore, \(\Delta I_g\) accounts for the change in SILC only.

The high-\(\kappa\)/IL gate stack was then subjected to constant voltage stress at different temperatures and low voltage SILC was measured under substrate injection (Figure 4.17a).
Figure 4.17 (a) Temperature dependent time evolutions of the SILC and (b) Frenkel-Poole plot for leakage current of TiN/HfO$_2$/ISSG SiO$_2$ nMOS capacitors under substrate injection.

Normalized SILC of this gate stack shows dependence on both stress time and temperature. The power exponent increases due to enhanced trap creation in the gate stack. The evolution of $\Delta J/J_0$ of the gate stack which has ISSG SiO$_2$ shows similar dependence on injected charge and temperature, which indicates a significant increase in SILC in the interfacial layer. This observed field and temperature dependence of the leakage current in high-$\kappa$/IL gate stack may be due to temperature sensitive Frenkel-Poole (FP) conduction mechanism [165] through the gate stack. As the temperature was increased, electrons tunnel through interfacial layer and then conduct through the intrinsic traps in HfO$_2$. According to F-P model, the leakage current density, $J_G$ and Electric field, $E$ has the following relation
\[ J_G \propto E \exp \left[ -q \left( \frac{\phi_B - \sqrt{qE/\pi\varepsilon}}{K_B T} \right) \right] \]  

(4.1)

Where \( \phi_B \) is the barrier height or trap depth, \( K_B \) is the Boltzmann constant and \( T \) is temperature. Figure 5.2b shows a Frenkel-Poole plot (\( \ln (J_G/E_{OX}) \) vs. \( \sqrt{E_{OX}} \) is straight line) of the leakage current through gate stack for electrons injected from the substrate at all four observed temperatures. As the barrier height is modulated by the electric filed, the emission probability increases, leading to an enhancement in the emission rate and an increase in \( J_G \). Because the barrier height has temperature dependence, a slight change in the slope can be observed with temperature.

MIM capacitors show a three orders of magnitude increase in leakage current at 50 \( ^\circ \text{C} \) compared to room temperature when sensed at \( V_g = 0.6 \text{V} \) but was not sensitive to the stress time (Figure 4.18) as observed in case of interfacial layer and in the gate stack. This indicates minimal defects generation in HfO\(_2\) of MIM-C during stress at elevated temperature. The increase in stress current in gate stack is, therefore, mostly due to the current increase in IL and conduction through intrinsic traps in the high-k layer. It can also be noticed that the power law dependence of SILC in SiO\(_2\)-only capacitors is similar to that of the gate stack. Temperature activated defect generation can be explained in terms of hydrogen release model that contributes to defect generation and breakdown of thin SiO\(_2\) as proposed by Ribes et al. [166] based on the multi-vibrational excitation of Si-H bonds near Si-SiO\(_2\) interface releasing hydrogen. Desorption of hydrogen creates weak link in the oxides leading to dielectric breakdown.
Figure 4.18 Change in leakage current in HfO2 based MIM capacitor with Stress time at room temperature and 50°C. At $V_g = 0.6V$ sense voltage, leakage current has low dependence on stress time.

The gate stack considered here has an interfacial layer consisting of an interfacial SiO2 on Si substrate. So, hydrogen release is possible source of defects creation in the gate stack during SILC and/or TDDB. Further work needs to be done to provide a comprehensive understanding based on a specific degradation mechanism in the high-κ layer, especially for MIM capacitors.

4.7 TDDB: Temperature Dependence

As TDDB data of the gate stack was analyzed under substrate injection, the thermochemical model can be used since this model is useful at low applied field and low leakage current [167].
\[ \ln(T_{BD}) \propto \frac{\Delta H_0}{k_B T} - \gamma E_{ox} \quad (4.2) \]

Where \( T_{BD} \) is time-to-breakdown; \( \Delta H_0 \) is the enthalpy of activation for bond breakage, \( \gamma \) is the field acceleration parameter given by the physical parameters; \( E_{ox} \) is the externally applied electric field and \( k_B \) is Boltzmann’s constant. It further shown that \( \Delta H_0 \) and \( \gamma \) decreases and increases with \( \kappa \) as shown below.

\[ \Delta H_0 = \Delta H_0^* - p_0 \left( \frac{2 + \kappa}{3} \right) E_{ox} \quad (4.3) \]

\[ \gamma = \frac{p_0 \left( \frac{2 + \kappa}{3} \right)}{k_B T} \quad (4.4) \]

Where \( \Delta H_0^* \) is the activation energy in the absence of field and \( p_0 \) is molecular dipole-moment component opposite to local field. The temperature dependence on the time-to-breakdown data is observed for the high-\( \kappa \)/IL gate stack (Figure 4.19).
The low Weibull slope, $\beta = 1.5$ was observed at room temperature from the single mode distributions of mostly intrinsic population. The higher $\beta$ value at elevated temperature could be due to temperature sensitive defects and possible redistribution in high-$\kappa$ layer. The activation energy derived from the Arrhenius plot of the 63% value of time-to-breakdown. For this HfO$_2$/SiO$_2$ gate stack, $\Delta H_0$ was found to be 0.59eV. Yamaguchi et al. [161] also observed activation energies approximately ~0.55eV for thermal activation process in high-$\kappa$ materials and current induced degradation on dielectric breakdown. It is known that the trap creation and distribution in high-$\kappa$ materials are highly temperature dependent [168]. Because of temperature enhanced detrapping various energy levels are exposed at higher temperatures.

The MIM capacitors with HfO$_2$-only showed higher temperature dependence as we analyze their statistical distribution plots (Figure 4.20).
Figure 4.20 Weibull plot of $T_{BD}$ at different temperatures for 4nm HfO$_2$ based MIM capacitors and Arrhenius plot of $T_{BD}$.

The $T_{BD}$ distribution of MIM-C is found to be sensitive to temperature. It can be noted that lower electronegativity for Hf (which has electronegativity of 1.3) compared to Si (1.8) causes a higher field acceleration parameter of time-to-breakdown for high-$\kappa$ material than Si [169]. The activation energy in the presence of field was found to be 0.5eV. It is possible that the post deposition anneal at 800°C forms a microcrystalline Hf-silicate in MIM structure [133]. Although, Weibull slope, $\beta$ is affected by the degree of crystallinity of Hf-silicate films, filed acceleration factor $\gamma$ changes insignificantly. Therefore, for qualitative comparison purposes TiN/HfO$_2$/SiO$_2$ and MIM can be evaluated in breakdown study of the high-$\kappa$ layer.
Figure 4.21 (a) Weibull plot of $T_{BD}$ at different temperatures for 2nm ISSG SiO$_2$ based nMOS capacitor and (b) Arrhenius plot of $T_{BD}$.

Figure 4.21 (a) shows cumulative distribution failure of time to failure ($T_{BD}$) results obtained for different temperature at a given stress voltage $V_{g} = 2.2V$ for ISSG SiO$_2$-only capacitors. The time at which soft breakdown begins was used as the definition of device failure for these ultra thin oxides. The Weibull slope was found to be 1.3, constant at all observed temperatures. The β value of 1.3 is reported for conventional SiO$_2$ [43]. Since no significant temperature dependence of the Weibull slope was observed it is believed that trap distribution in ISSG SiO$_2$-only layer did not change significantly. The temperature activation energy of 0.38eV was obtained from Arrhenius plot (Figure 4.21(b)) for these oxides. This further confirms that the breakdown process in these gate stacks depends on both stress induced leakage current and defect creation and distribution in the dielectric layers. The low activation energy in ISSG SiO$_2$-only layer makes it responsible for initiating the gate stack breakdown at higher temperature.
The trap distribution in the high-κ layer, on the other hand, contributes to the ultimate breakdown of the gate stack when temperature is increased.

4.8 Chapter Summary

TDDB characteristics of the gate stack (TiN/HfO₂/ISSG SiO₂/p-Si) were studied. To separate out the contribution of HfO₂ and SiO₂ layer in gate stack breakdown, MIM-C of HfO₂ film and ISSG SiO₂ capacitors were individually investigated. Both high-κ/IL and in-situ steam growth SiO₂ based MOS devices showed similar progressive breakdown and SILC degradation, but MIM capacitor showed only the hard breakdown behavior as a constant stress current was observed until hard breakdown. Higher SILC growth rate was observed for gate stack with thicker interfacial layer (IL) compared to gate stack with thinner IL. It can be inferred that discrete levels of trap generation in the interfacial layer primarily causes low voltage SILC in metal/high-κ gate stacks and initiates the gate stack breakdown. Based on observed I-t, SILC, Rₜₐₚ and Qₜₛ, it can be concluded that breakdown of interfacial layer initiates breakdown of metal gate/high-κ/SiO₂/Si gate stacks at room temperature.

TDDB characteristics of the gate stack (TiN/HfO₂/ISSG SiO₂/p-Si) were also studied at elevated temperature. The normalized SILC shows power-law dependence with stress time at both room and high temperature. The exponent in power law dependence seems to be sensitive to stress temperature. The stress dependent ΔIₜ/Iₜ₀ and activation energy found from Weibull distribution of the time-to-breakdown data show IL initiates the gate stack breakdown at higher temperature. The Weibull slope, β increases with temperature for the gate stack and HfO₂-only MIM capacitors. Therefore, it can be added
that the breakdown of the high-\(\kappa\) layer ultimately causes catastrophic breakdown of the gate stack during substrate injection at elevated temperature.
CHAPTER 5
CORRELATION OF NEGATIVE BIAS TEMPERATURE INSTABILITY AND BREAKDOWN

5.1 Introduction

The CMOS devices with HfO$_2$ have shown significant improvement in terms of minority carrier mobility and device performance [170]. Recently, various reliability issues for this new dielectric stack are getting a lot of attention. Separate studies on Negative Bias Temperature Instability (NBTI) and Time Dependent Dielectric Breakdown (TDDB) have been performed extensively on high-κ/metal gate stacks [87, 92, 144, 171-175]. All these gate stacks are normally multi layer structures with high-κ and an interfacial layer (IL) of SiO$_2$. Therefore, high-κ layer and IL can contribute differently to any stress-induced degradation depending on various parameters such as quality, thickness.

It was explained using physics based model that the change in threshold voltage, Δ$V_{th}$ during NBTI is predominantly due to depassivation of Si-H bonds at the oxide/Si interface [172]. The subsequent diffusion of hydrogen also generates defects in the bulk of the dielectrics in addition to leaving behind a positively charged interface defect. In another model, based on dispersive transport of protons (H$^+$) in the gate stack, it is suggested that hydrogen from the interstitials near the Si/SiO$_2$ interface diffuses into the gate stack and induces over coordinated oxygen centers [173]. Besides, because of the interaction of high-κ with the IL which contributes to additional defect formation in IL [176], the SiO$_2$ IL in gate stack may exhibit harsher degradation kinetics during NBTI as compared to conventional SiO$_2$. For TDDB in gate injection mode, on the other
hand, bulk defects are generated in both the high-κ and IL-SiO₂ prior to dielectric breakdown. When the traps start to overlap, it results in a conduction path formation that leads to soft breakdown (SBD) in high-κ gate stack [87]. As the stress continues, successive SBDs are created in the device that results in hard breakdown (HBD) of the gate stack. It was reported that defect generation in the IL-SiO₂ is the main cause of the conduction path formation and hard breakdown of the entire gate stack [177]. In any case, a constant voltage stress is applied in inversion mode at elevated temperatures and at room temperature for NBTI and for TDDB respectively. Defects generation process leads to threshold voltage variation in NBTI and in case of TDDB the dielectric breaks down when the number of defects reached a required level ($N_{bd}$). When the TDDB is performed at an elevated temperature the breakdown process is accelerated because of the temperature dependence of $N_{bd}$ [162].

But there are very few reports exist on the correlation of these very important reliability issues. In case of NO-oxynitrides, Tsujikawa et al. [178] demonstrated the generation of bulk charge traps in the gate dielectrics during NBTI due to hydrogen atoms released from the interface and further demonstrated using stress induced leakage current (SILC) and TDDB that the same mechanism is responsible for both NBTI and TDDB in pMOSFETS. For high-κ gate stacks, Okada et al. has discussed TDDB and BTI reliabilities based on the impact of the intrinsic traps in high-κ layer [179]. The quality of high-κ layer and interfacial layer not only contributes to the different intrinsic defect formation but also responds to the degradation techniques differently [180]. Therefore, the nature of intrinsic defects can significantly impact the mechanism of NBTI and TDDB. Since the high-κ gate stack constitutes multiple layers of dielectric it is
imperative that the different combination of high-κ and IL needs to be studied to draw
definite conclusions. Besides, it is also important to resolve whether the high-κ layer of
interfacial layer is the weak-link for both the techniques. In this chapter, multiple gate
stacks have been considered with different combinations of high-κ and interfacial layer
thickness and process conditions to establish a direct correlation between the type of
defects created by NBTI and TDDB. We have also performed TDDB measurements at
elevated temperatures to evaluate the type of defect formation. It was also observed that
both NBTI degradation and TDDB depend mostly on the quality and thickness of the
interfacial layer.

**Table 5.1** Gate Stacks with Various High-κ and Interfacial Layer Quality and Thickness

<table>
<thead>
<tr>
<th>Lot #</th>
<th>Gate</th>
<th>HfO₂</th>
<th>IL</th>
<th>PreDA</th>
<th>PostDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ALD TiN</td>
<td>ALD 2.6 nm</td>
<td>1.1nm ISSG</td>
<td>None</td>
<td>NH₃ 700°C 60s</td>
</tr>
<tr>
<td>2</td>
<td>ALD TiN</td>
<td>ALD 3nm</td>
<td>0.7nm ISSG; 1.1nm ISSG or ChemO</td>
<td>NH₃ 700°C 60s</td>
<td>NH₃ 700°C for ISSG and 600°C for ChemO 60s</td>
</tr>
<tr>
<td>3</td>
<td>ALD TiN</td>
<td>ALD 5nm</td>
<td>1.1 nm ChemO</td>
<td>None</td>
<td>NH₃ 600°C 60s</td>
</tr>
</tbody>
</table>

TiN/HfO₂/SiO₂/Si gate stacks were used for this study (Figure 5.1). The list of
various splits considered here is included in Table 7.1. For some samples, 2.1 in-situ
steam grown (ISSG) interfacial layer (IL) was grown first on Si substrate, and then
etched back to 1.1 and 0.7 nm. For some other devices, chemical SiO₂ oxide (Chem_O)
of thickness (1.1 nm) was also used as IL. Two different interfacial layers, processed at
different conditions (ISSG and Chem_O), were used to implement different quality of the
IL oxide as it was reported earlier that ISSG oxide is of better quality than Chem_O in
terms of defects [180]. For all the samples considered in this study, HfO₂ film (3 and 5
nm) was deposited by ALD method using TEMA (Hf[N(CH₃)(C₂H₅)]₄) precursors and O₃ oxidation [130]. For the gate electrode, a 10 nm TiN metal gate was deposited by ALD at 530°C. The deposition rate of TiN film was 1.2 Å/cycle for this process condition. n+ poly silicon was then deposited on top of TiN layer. All pMOSFETs were fabricated using standard CMOS process flow which included 1000°C dopant activation and forming gas anneals. Pre-deposition surface treatment by annealing in NH₃ ambient at 700°C for 60s was done for all sample types. Also 60s Post-DA has been carried away in NH₃ at 700°C. For NBTI and breakdown electrical measurements, stress-sense-stress sequence was followed using an HP 4145B semiconductor parameter analyzer. Approximately 15-20 samples were used for each measurement to plot the average data.

**Figure 5.1** Schematic of the gate stack of TiN/HfO₂/SiO₂/n-Si.

### 5.2 NBTI Degradation with Time and Temperature

Figure 5.2 shows NBTI time evolution for various stress voltages. The room temperature data in Figure 5.2(a) suggests that the time dependence of ΔVₜₐₜ follows a power law with an exponent value n of ~0.1 for the measured time range. The low exponent value is possible due to the multi-layer structure of the gate stack compared to a single oxide
layer. Exponent values ~0.1 was also observed during NBTI for multi-layer high-κ gate stacks [181-182]. It can be further explained by initial charge trapping at the trap sites in the early stage of stress, especially due to hole capture at these sites [179, 181-182]. Also, this time exponent did not vary with the applied stress voltages, which further confirms similar degradation mechanism for all applied voltages. The threshold voltage was determined from the linear drain current $I_{DLIN}$. For the 125°C temperature, the time exponent value was found to be $0.14 < n < 0.16$. The $n$ value (~0.16) is consistent with that of the conventional SiO$_2$ devices, predicted by the reaction-diffusion model for longer stress times [99]. Since the exponent, $n$ represents the defect generation rate in the dielectric the variation from 0.1 and 0.16 for room temperature and 125°C respectively in Figure 5.2(a) and 2(b) clearly shows the temperature dependence. As this gate stack has a SiO$_2$ (ISSG) interfacial layer between HfO$_2$ and silicon substrate, it is possible that this $\Delta V_{th}$ is mostly due to the generation of NBTI induced interface trap density, $N_{it}$ and bulk traps created by holes or hydrogen-related species diffusion in the IL as well as high-κ layer [182]. A higher slope was expected (~0.25) if the change in threshold voltage, $\Delta V_{th}$ was only due to change in interface states [179]. The $\Delta V_{th}$ variation clearly indicates positive charge trapping which can occur in both the interfacial layer as well as high-κ layer. It is known that the occupied deep gap states due to neutral and positively charged oxygen vacancies in HfO$_2$ can act as hole traps [180].
Figure 5.2  NBTI Time evolutions of gate stack (2.6nm HfO$_2$/1.1 nm ISSG SiO$_2$) for various gate stress voltages at (a) room temperature and (b) 125$^0$ C. The degradation rate (power-law exponent, n) is independent of the applied bias. A comparatively low n was observed for these high-$\kappa$ gate stacks.

5.3 Time-to-Breakdown Comparison during NBTI and TDDB

To make a comparison study of time to breakdown, the time required to 10% increase of $\Delta V_{th}$ was defined as $T_{BD}$ during NBTI. Time-to-breakdown, observed from both NBTI and TDDB was also recorded at various temperatures for gate injection mode as shown in Figure 5.3(a). Because of the higher defect generation rate at elevated temperature, an accelerated breakdown was observed for both the case for the measured temperature ranges. It can be mentioned that for the HfO$_2$/SiO$_2$ gate stack, an increase in Weibull slope, derived from statistical distribution of $T_{BD}$, was also observed with increase in temperature [183]. For both cases gradual degradation process was observed and temperature seems to be a key factor in enhancing the degradation process. Two major models, field-driven $E$ and fluence-driven $I/E$, explain field and temperature dependence.
of dielectric degradation during TDDB and seems to be complimentary [184]. The mechanism that contributes to defect generation and trapping due to both the techniques is mainly due the injection of high energy electrons from the cathode (gate in both cases) that generate a positive species, either holes or hydrogen-related species near the anode (substrate-IL interface) (Figure 5.3(b)). These positive species degrades the interface and create bulk traps in the interfacial layer as well as in high-κ layer. As a consequence field-induced degradation can be significant. This is similar to SiO₂ but the injection probability increases due to lower barrier height of high-κ layer during gate injection [185]. Even though TDDB is “percolation path” driven, i.e. bulk trap generation must necessarily occur to a certain extent before TDDB could happen, during TDDB, high-κ has a faster defect generation rate than IL, but the gate stack does not go into breakdown until the defects in the IL completes the percolation path from gate to substrate. Bulk traps generation do occur during TDDB and NBTI, but NBTI helps to isolate the defects created at the interface and interfacial layer which are crucial factor for determining complete gate stack breakdown. The identical degradation trend in both the cases as a function of temperature in Figure 5.3 (a), therefore, suggests that the origin of defects creation during NBTI and TDDB are related.
Figure 5.3 (a) $T_{BD}$ (defined as, time for 10% increase in threshold voltage during NBTI) (triangles) and time-to-breakdown (squares) during TDDB at various temperatures show similar degradation trend and (b) shows the energy band diagram to depict the process of defects generation during the constant voltage stress.
5.4 Activation Energy of $\Delta V_{th}$ and SILC

To evaluate the temperature dependence of NBTI and TDDB, we further estimated the activation energies of defects created during both the degradation process. Figure 5.4 (a) shows the activation energy ($E_a$) extracted from NBTI measurements performed on various samples with different high-$\kappa$ thickness and IL. The defects generated are typical of the Frenkel-pair with $V_{o}^{++}$ [186]. Gate stacks with 3 nm and 5 nm HfO$_2$ and identical chemical oxide IL have demonstrated almost same $E_a$ (around 0.07 eV). But when $E_a$ of the gate stacks of chemical oxide and ISSG IL with identical high-$\kappa$ (3 nm ALD HfO$_2$) were compared a difference in the activation energy is observed. This lower $E_a$ of chemical oxide IL (0.07 eV) compared to ISSG IL (0.09 eV) indicates defect types and concentration in the interfacial layer can be different i.e. the quality of IL plays an important role. Degraeve et al [187] also suggested that NBTI degradation in high-$\kappa$ gate stacks is dominated by the interface layer quality and it does not depend on the high-$\kappa$ composition, thickness or quality. In addition, suppression of electron current during gate injection towards silicon substrate beyond the SiO$_2$ interface layer by a high quality interfacial layer is considered for NBTI improvement [186]. The inferior quality of the chemical oxide also tends to dominate the defect generation process and type of defect creation in the gate stack. Therefore it is found that $E_a$ depends on the quality of the interfacial layer and independent of the high-$\kappa$ thickness. Activation energies in this range were also obtained by Neugroschel et al during NBTI [109]. Stress induced leakage current (SILC), measured during TDDB at gate injection mode also demonstrates similar temperature dependence. Figure 5.4(b) shows the activation energies extracted from SILC evolution at different temperatures for the same type of devices as in figure 5.4(a).
SILC measurements were performed during the temperature dependent breakdown study. The chemical oxide IL devices show lower $E_a$ compared to ISSG IL. It is important to note that the activation energies are comparable for both $\Delta V_{th}$ and SILC i.e. for NBTI and TDDB. Since the SILC measurements were performed independently during TDDB study the major contribution of the measured SILC should be from the generation of conducting defects during TDDB stress. During gate injection TDDB, a power law dependence of the SILC was also observed with stress time.

Figure 5.4 Activation energies of threshold voltage change during NBTI for three different gate stacks with 3 and 5 nm high-κ thicknesses and 1.1 nm IL (a). Two of the devices had Chemical Oxide as IL and the third had ISSG oxide as IL. The gate stack with ISSG SiO$_2$ IL shows the impact of the quality of the IL (higher $E_a$). (b) Activation energies of SILC during TDDB of same gate stack. Similar observation can be made from $E_a$ of SILC.

The positive charge build up due to NBTI would saturate SILC which was not observed. So, this gate current increase is due to newly generated defects in the oxide. As defects, created during stress, contribute to both $\Delta V_{th}$ and SILC, it is further confirmed
that NBTI degradation and TDDB degradation processes are originating due to similar types of defects.

5.5 NBTI and TDDB Dependence on IL Thickness

Both time-to-breakdown ($t_{63\%}$) and threshold voltage shift due to NBTI were measured for three different gate stacks with same high-$\kappa$ layer (~3 nm) but with different SiO$_2$ IL (ISSG) thicknesses, as shown in Figure 5.5. The IL thicknesses considered here were 0.7, 1.1 and 2.1 nm and the gate voltage was -1.6 volt. The gate stack with thicker IL (2.1 nm) showed low $\Delta V_{th}$ indicating a reduced NBTI degradation. As the field across thinner IL was higher, the net defect concentration tends to be higher after NBT stress. Consequently a higher $\Delta V_{th}$ was observed for thinner IL. Additionally, if we assume that in all cases the contribution from interfacial defects is identical then the defect density in the interfacial layer increases because of NBTI as the thickness goes down. So, in terms of NBTI behavior, gate stacks with higher EOT showed lower degradation. Similar trends were also observed for breakdown characteristics. It can be observed that as EOT increases (2.1 nm IL), failure time increases due to the decrease in the gate leakage current. For these gate stacks as the interfacial layer thickness increases, the IL breakdown field, $E_{BD}^{IL}$ increases but the high-$\kappa$ breakdown field, $E_{BD}^{HK}$ is reduced for same high-$\kappa$ thickness [180]. Also, it was found that the breakdown field, $E_{bd}^{IL}$ depends on the quality of the interfacial layer [180]. IL controls the breakdown and the thicker the IL, longer is the time-to-breakdown. So, better quality interfacial layer increases time to breakdown. The similar effect of IL scaling on TDDB failure distribution was also observed in literature [188, 189].
Figure 5.5 Threshold voltage change and time to breakdown for a 3nm HfO$_2$ gate stack. Three different SiO$_2$ IL (ISSG) were used (0.7, 1.1 and 2.1 nm). Gate stacks with lower EOT showed similar maximum degradation in both NBTI and TDDB domain.

It is known that the quality of the interfacial layer degrades slightly with decrease in thickness because of oxygen exchange between high-κ layer and IL [190]. As discussed earlier, during stress the thinner IL degrades rapidly as compared to thicker IL [188]. 2.1 nm IL, therefore, showed longer T$_{BD}$ due to its improved quality over other IL oxides. This suggests that the origins of the traps contributing to NBTI and TDDB are mostly dominated by the interfacial layer.

5.6 NBTI and TDDB Dependence on High-κ Layer Thickness

To evaluate the contribution of bulk traps in the high-κ layer, gate stacks with different high-κ thickness were subjected to NBTI stress. HfO$_2$ thicknesses of 2.6nm, 3nm and 5nm were used with the same 1.1 nm ISSG SiO$_2$ interfacial layer. Figure 5.6 shows HfO$_2$
thickness dependence of the threshold voltage shift measured after 1000 seconds of stress at two different voltages.

As $\Delta V_{th}$ is dependent on the trapped charges in the IL and high-$\kappa$ layer in addition to interface, the initial jump of from 2.6 nm to 3 nm after 1000 seconds of stress (Figure 5.6) suggests that the charge trapping was also taking place in the high-$\kappa$ layer.

![Graph showing HfO$_2$ thickness dependence of threshold voltage shift](image)

**Figure 5.6** HfO$_2$ thickness dependence of the threshold voltage shift measured after 1000 seconds of stress. For this NBTI measurement, $V_g$ was -2 and -1.6 V. The contribution of the bulk oxide layer is observed through charge trapping in that layer.

As the thickness of the high-$\kappa$ layer increases, the rate of charge trapping reduces even though $\Delta V_{th}$ showed a moderate increase for 5 nm HfO$_2$. It is well known that the intrinsic defect density in HfO$_2$ decreases when its thickness increases. As discussed earlier, it is mostly attributed to exchange of oxygen vacancies between the high-$\kappa$ layer and IL [190]. If we assume uniform defect generation at the interface *i.e.* 1.1 nm IL, the charge trapping in high-$\kappa$ layer mostly followed the intrinsic defect distribution trends. From the above observations it can be inferred that the defects created by NBTI and
TDDB seem to be confined to the interface and in the interfacial layer. Under the gate injection mode, it is known that either hydrogen species or hole injection from the anode is responsible for interface and bulk defect creation during constant voltage stress. Defect creation and charge trapping in the interfacial layer mostly controls the breakdown process and threshold voltage shift during NBTI. For high temperatures stress the nature of defects seems to be related.

5.7 Chapter Summary

NBTI and TDDB reliabilities in HfO₂/SiO₂ gate stacks have been discussed. A quantitative agreement was observed for the activation energies for threshold voltage change and SILC. The quality and thickness variation of the IL causes similar degradation both on NBTI and TDDB indicating that these two reliability issues are due to identical defect types present in the IL. Based on the observed results, it can be further concluded that the interfacial layer plays the key role in NBTI and TDDB degradation for high-κ/metal gate pFETS.
CHAPTER 6

PROGRESSIVE BREAKDOWN AND NON-WEIBULL FAILURE DISTRIBUTION OF HIGH-Κ DIELECTRIC BY RAMP VOLTAGE STRESS

6.1 Introduction

In Chapter 4, breakdown behavior of high-κ gate stacks was discussed in terms of soft, progressive and hard breakdown. Soft breakdown or 1\textsuperscript{st} breakdown was used to define time-to-breakdown ($T_{BD}$). Constant voltage stress was applied to investigate statistical distribution of $T_{BD}$ for small sample size. Because the statistical distribution of $T_{BD}$ followed Weibull distribution, large sample size was not required. But it is known that static random access memory (SRAM) failure can be predicted by the realistic TDDB model based on gate leakage current ($I_{FAIL}$) rather than the conventional first breakdown (BD) criterion [119]. Therefore, the relevant failure distributions ($F_{FAIL}$) at $I_{FAIL}$ are non-Weibull including the progressive breakdown (PBD) phase for thin SiO$_2$ oxides and high-κ/metal gate (HKMG) dielectrics. However, conventional constant voltage stress (CVS) measurements are time consuming for non-Weibull statistics. On the other hand, although voltage ramp stress (VRS) technique has been known for a long time, it has only been used in the context of Weibull distributions associated with first BD definition [118, 191-192]. In this chapter, the PBD phase and non-Weibull final failure distributions of multi layer high-κ and SiO$_2$ gate dielectric were investigated by VRS technique. A new hybrid two-stage CVS/VRS methodology was developed to exclusively evaluate the PBD phase. Then, the VRS technique was applied to investigate the non-Weibull failure distribution at a specified current ($I_{FAIL}$) with large sample-size (~ 1000) experiments. An excellent agreement was achieved in
both cases in comparison with the conventional CVS technique, thus demonstrates that VRS is an effective technique to replace the CVS technique for investigation of post-BD and non-Weibull statistics in both SiO₂ and high-κ dielectrics.

### 6.2 Experimental Setup

High-κ/metal gate (HK/MG) devices used here with Hafnium based dielectrics and interfacial layer of SiO₂ (chemical oxide) were fabricated using conventional CMOS process flow on SOI substrate. The high-κ gate stacks had an interfacial layer of ~1.0nm thickness and high-κ layer thickness of <2.5nm. For ultra-thin SiO₂, rapid thermal oxidation (RTO) followed by remote plasma nitridation was applied. Thickness of this ultra-thin oxide was 1.1nm. For electrical measurements, both VRS and CVS were performed at 140°C. Unit pFET devices were connected in parallel to construct large area test structures.

Here a hybrid 2 step stresses were developed to investigate specifically PBD phase. The concept of 2 stage breakdown naming partial and complete breakdown during Fowler-Nordheim (F-N) stress was reported earlier [193]. The partial breakdown was termed as B-SILC and Ohmic conduction was called as complete breakdown. Based on this concept, Linder et al., has developed 2-stage stress both by CVS to study oxide degradation rate [194]. For the new hybrid two-stage stress introduced in this chapter, a higher constant voltage was applied at the first stage with a low current compliance to arrest breakdown. This low current compliance would prevent the oxide to go into progressive breakdown. Then at second stage, ramp voltage was applied with a specified fail current on those samples. For small area nFETs with thin oxide, a current compliance
of 2μA was applied to arrest BD as shown in Figure 6.1 (a). High gate voltage of 2.8V was used in 1st stage to reduce 1st BD time. Once BD was detected, these devices were subjected to VRS with a higher fail current of 100 μA (Figure 6.1b).

It was shown earlier that post soft breakdown gate current exhibits exponential dependence on the gate voltage [140]. This model which is based on quantum point...
contact describes that the experimental post-SBD current can be fitted by exponential law
I= A*exp(BV). Here \( V_{\text{PBD}} \) was extracted based on this exponential relation of progressive
breakdown current and voltage. For comparison purpose, CVS was also carried out
separately to directly measure \( T_{\text{PBD}} \) on the samples which were intrinsically broken at 1st
stage shown in Figure 6.1c.

6.3 Conversion from Voltage Domain to Time Domain

Three different acceleration models have been considered first to demonstrate that this
methodology is independent of the acceleration models for a narrow projection voltage
window closer to \( V_{\text{PBD}} \) at 63% failure percentile.

The equivalence or conversion concept of \( V_{\text{BD}} \) to \( T_{\text{BD}} \) was first introduced by
Berman [115].

\[
\begin{align*}
I_{\text{BD}}(V_{\text{REF}}) &= \sum_{i} \Delta t_i A_F(V_i, V_{\text{REF}}) = \int_{0}^{V_{\text{BD}}/R} A_F(V_i, V_{\text{REF}}) dt \\
\end{align*}
\]

Here \( A_F(V_i, V_{\text{REF}}) \) is the acceleration factor which depends on the acceleration model.

\( V_i = R t \); \( R \) is the ramp rate during VRS.
For Power-law model: \( T_{BD} = \kappa V_G^{-n} \) [195]. \( V \text{ or } V_{REF} \) is the desired reference-voltage for its corresponding \( T_{BD} \) distribution after conversion and \( n \) is the power law exponent. Acceleration factor for this model is \( A_p(V, V_{REF} ) = \left( \frac{V_i}{V_{REF}} \right)^n \). Substituting this into equation (1) results in

\[
T_{BD} = \frac{V_{REF}}{R(n+1)} \left( \frac{V_{BD}}{V_{REF}} \right)^{n+1} \tag{6.2}
\]

The conversion between \( V_{BD} \) and \( T_{BD} \) for other two models can be derived based on the corresponding acceleration models [30, 192, 196-197].

For Exponential law of field or voltage:

\[
T_{BD} = \tau_o \exp(-\gamma V_o) = \tau_e \exp(-\gamma_e E_{OX}) \tag{6.3}
\]

\[
V_{BD}(V_{REF}) = \frac{1}{pR} \exp(-\gamma V_{REF} \left[ \exp(pV_{BD}) - 1 \right] \) \tag{6.4}
\]

For Exponential law of reciprocal field or voltage dependence:

\[
T_{BD} = \tau_e \exp(G / E_{OX}) \tag{6.5}
\]

Or, it’s alternative form, \( T_{BD} = \tau_v \exp(C / V_o) \).
\[ T_{BD}(V_{REF}) = \exp\left(\frac{C}{V_{REF}}\right)^{n} \int_{0}^{V_{REF}/\gamma} \exp\left(-\frac{C}{Rt}\right) dt \]

\[ \approx \exp\left(\frac{C}{V_{REF}} - \frac{C}{V_{BD}}\right) \left(\frac{V_{BD}^2}{RC}\right) \] (6.6)

\( \gamma, n \) and \( C \) are the voltage acceleration factors for the respective models and they can be determined from \( T_{BD} \) measurements at different voltages.

Now, the equations above are described in terms of 1\textsuperscript{st} breakdown (BD). If equation 6.2 is carefully looked at, converted \( T_{BD} \) is basically integration of time steps during voltage ramping \( t_{BD}(V_{REF}) = \sum_{i}^{N(V_{REF})} \Delta t_i A_F(V_i, V_{REF}) \). Hence, this conversion is valid for \( V_{FAIL} \) to \( T_{FAIL} \) conversion. Also, it is known that \( T_{FAIL} = T_{BD} + T_{PBD} \) as shown in Figure 6.2. If both \( T_{BD} \) and \( T_{FAIL} \) can be converted based on the above equations, same concept would allow \( T_{PBD} \) conversion if appropriate acceleration parameters are taken into account.
Figure 6.2 Typical stress current evolutions with time for high-κ/metal gate dielectrics. $T_{\text{FAIL}}$ is summation of time to 1st breakdown ($T_{\text{BD}}$) and progressive breakdown time ($T_{\text{PBD}}$).

As it was discussed in the previous section, $V_{\text{PBD}}$ was extracted based on the exponential relation of progressive breakdown current and voltage shown in Figure 6.1 (b). Then the extracted $V_{\text{PBD}}$ distribution has been converted to $T_{\text{PBD}}$ distribution based on the equations described above. Figure 6.3 shows this conversion of a steeper $V_{\text{PBD}}$ distribution converted to a much shallower $T_{\text{PBD}}$ distribution. This conversion requires a relevant voltage acceleration model. Three existing models for BD have been applied. Here solid line is for power-law model: $T_{\text{PBD}} \propto V^{-n}$, dotted line for exponential model: $T_{\text{PBD}} \sim \exp(-\gamma V)$ and the dashed line for $1/V$ model: $T_{\text{PBD}} \sim \exp(C/V)$ have been used for the conversion. The corresponding acceleration factors $n, \gamma$ and $C$ are 37.6, 16.795 $1/V$ and 84.3V were determined from CVS $T_{\text{PBD}}$ data. The conversion between $V_{\text{BD}}$ and $T_{\text{BD}}$ measurements for all three models has been shown in the Appendix with references.
good agreement is observed for direct $T_{PBD}$ from CVS and converted $T_{PBD}$ from VRS for all three models. This is because the projected voltage, 2.1 V is close to $V_{PBD,63\%}$ which is 2.51V (not shown here). Differences would be visible between different models if the projection voltage is either too low or too high than $V_{PBD,63\%}$.

![Graph](image)

**Figure 6.3** Conversion of $V_{PBD}$ to $T_{PBD}$ distribution. Symbols represent TPBD data from CVS stress. Very steep $V_{PBD}$ distribution is translated to shallow $T_{PBD}$ distribution due to the exponential dependence of $T_{PBD}$ on $V_{PBD}$. Three popular models as power-law (solid line), exponential (dotted line) and $1/V$ model (dashed line) have been used as acceleration model for conversion. The $T_{PBD}$ converted from $V_{PBD}$ for a reference voltage of 2.1V agrees quite reasonably irrespective of the choice of the model. The variations among different models would be visible for a larger time window.

It has been clarified before choosing one of the three models that either one is applicable for a limited projection window. Also, it has been reported earlier that voltage scaling of progressive breakdown time of ultra-thin gate oxide can be modeled by a power-law model as $T_{PBD} \approx T_{PBD0} V_{G,PBD}^{-m}$ [198]. Hence power-law model has been used as the acceleration model throughout this chapter.
It was found that voltage acceleration \( n \) can be derived from either \( V_{PBD,63\%} \) of different ramp rates of VRS or \( T_{PBD,63\%} \) of different stress voltages of CVS. For time domain, \( t_{PBD,63\%} \sim V_{G}^{-n} \) and for voltage domain, \( R \propto V_{PBD,63\%}^{n+1} \) have been used. From VRS, \( n \) was found to be 37.48 and from CVS it was 37.79. Hence both methods yield values which are within statistical uncertainty as shown in Figure 6.4(a) and (b).

Although for VRS, difficulties lie in selecting the range of practical ramp rates. As it is known that ramp rate is \( \Delta V/\Delta t \) volt/sec. If \( \Delta V \) is made too large to make ramp rate very fast, then the granularity effect would diverge the converted distribution from actual distribution. The other way to get faster ramp rate is low time step, \( \Delta t \). But the resolution range of the measuring instrument sets the limit here. To expand the ramp rate in the slower region (assuming \( \Delta t = 1s \)) would be time consuming attenuating the benefit of fast VRS technique. For figure 6.4(b), \( \Delta V \) was always fixed at 1mV and \( \Delta t \) was varied from 1ms to 100ms.

**Figure 6.4** (a) Voltage acceleration derived from CVS/PBD (b) from VRS/PBD show power-law exponents within statistical uncertainty. For time domain, \( t_{PBD,63\%} \sim V_{G}^{-n} \) and for voltage domain, \( R \propto V_{PBD,63\%}^{n+1} \) have been used.
Figure 6.4 (a) Voltage acceleration derived from CVS/PBD (b) from VRS/PBD show power-law exponents within statistical uncertainty. For time domain, \( t_{PBD,63\%} \sim V_G^{-n} \) and for voltage domain, \( R \propto V_{PBD,63\%}^{n+1} \) have been used (continued).

6.4 Progressive Breakdown Time by VRS

To characterize time-to-progressive breakdown (T_{PBD}) with this hybrid method, detection of 1st BD at the first stage is very critical. This issue can be discussed in the context of ultra-thin dielectric in a pFET in inversion. When pFET devices are stressed by CVS, background tunneling current and stress-induced leakage current (SILC) due to the generation of defects make gate current very noisy and can easily mask the formation of 1st BD (Figure 6.4). As the gate currents of ultra-thin pFETs were plotted in Log-Lin scale, some devices show spike in gate current within very short period of stress (<10s). So, it becomes challenging to fix a low current compliance which could arrest BD at first stage invariably on a large sample size. If the stress current of pFET devices (Figure 6.5) is compared to nFETs (Figure 6.1c) of identical oxide thickness and device dimensions, the difference in gate current noise is clearly visible.
Figure 6.5 1st BD detection difficulties in ultra-thin oxide pFETs. The noise in early stress time seen in this figure would impede to fix a low current compliance level for 1st stage of the hybrid stress method.

It is known that there is a fundamental difference in the progressive breakdown phase for ultra thin n- and pFETs. For nFETs, progressive breakdown is a local degradation phenomenon where one single spot grows until catastrophic breakdown occurs. In case of pFETs, multiple BD spots compete during progressive breakdown phase [199]. VRS method would estimate $T_{PBD}$ regardless of how PBD is evolving in n- and pFETs. But for this method to characterize PBD time, arresting breakdown at 1st stage is a prerequisite. If 1st stage stress was stopped on some samples even before a single BD was formed, then $T_{PBD}$ at the second stage for those samples would be summation of ($T_{PBD}$ + part of $T_{BD}$). Because of this limitation, $T_{PBD}$ work was studied on ultra thin nFET devices only. It is worth to mention that this is true for PBD time only, not to confuse with time-to-fail ($T_{FAIL}$) which will be discussed later.
Historically, it is known that thick oxide (>3nm) shows a sudden hard breakdown at TDDB stress voltage. Hence, it is assumed that PBD phase does not exist for thick oxide. This is merely due to the fact that thick oxide has a very short progressive breakdown time compared to 1st breakdown time and detection of that $T_{PBD}$ depends on the time resolution of the test set-up at the stress bias. In this scenario, hybrid VRS technique can separate the two BD phase if the stress bias and current compliance at the first stage are chosen carefully. A very short PBD phase was observed specially at high bias for this 6.2 nm SiO$_2$ dielectric. Figure 6.6 shows statistical distribution of progressive breakdown times obtained by the hybrid stress method.

![Graph](image)

**Figure 6.6** Comparison of residual times ($T_{PBD}$) for thick (6.2nm) oxide. These devices were intrinsically broken at 7V at 1st stage. For PBD phase or 2nd stage, $V_{ref}$ was also 7V.

This method was then applied on thick oxide (2.4nm) pFETs in accumulation. Second stage ramp was performed for three different ramp rates ranging from 1V/s to 10mV/s. $V_{PBD}$ from VRS was converted to $T_{PBD}$ (lines) and compared to the directly measured $T_{PBD}$ by CVS and an excellent quantitative agreement can be observed for all
three different ramp rates Figure 6.7 (a). The results also include different reference voltages from 3.3 to 3.9 volts. As we can see, $T_{PBD}$ does not depend on the ramp rates.

![Figure 6.7](image)

**Figure 6.7** Comparison of residual times ($T_{PBD}$) for (a) thick oxide, 2.4nm, (b) thin oxide, 1.1nm SiO$_2$. An excellent agreement between CVS/$T_{PBD}$ and VRS/$T_{PBD}$ can be observed for different reference voltages and 100 μA fail current.

As it was discussed earlier, for ultra-thin (1.1nm), only nFETs have been studied. Comparable $T_{PBD}$ were also obtained for ultra-thin oxide based on 100 μA fail current during PBD phase and a non-Weibull distribution is observed (Figure 6.7 b). It is worth to mention that similar failure current dependence of Time-to-PBD ($T_{PBD}$) is observed for both VRS and CVS for this thin (1.1nm) oxide (Figure 6.8) which indicates that these two mechanisms are essentially equivalent. Also, as $I_{FAIL}$ was increased from 8μA to 100μA, $T_{PBD}$ significantly increases at low percentile, a clear signature of post-BD characteristics since 1$^{st}$ BD does not depend on failure currents.
For High-κ/IL gate stacks, existence of progressive breakdown is still a controversial topic. There are reports of the evidence of PBD [141, 200]. The fast VRS method was able to characterize $T_{\text{PBD}}$ (and residual time). Figure 6.9 shows the results of the hybrid two-stage VRS technique for the high-κ/IL gate stacks in comparison with CVS technique. The VRS results also yield very shallow distribution of residual time (or PBD time) which is the unique characteristics ($\beta<<1$) of post-BD found for high-κ/IL gate stacks using CVS method [119].
It has been reported earlier in the literature that ultra-thin nFETs show single spot breakdown and that spot grows during progressive breakdown phase [201]. Therefore, $T_{\text{PBD}}$ measured by conventional CVS method is independent of device area as it is a localized degradation phenomenon. For multiple breakdown events (found in ultra-thin pFETs) rather than single spot growth during PBD phase, the likelihood of breakdown events would be higher for large area devices. Hence $T_{\text{PBD}}$ would show area dependence.

In this work, progressive breakdown voltage ($V_{\text{PBD}}$) was measured during second stage ramp for three different areas from 0.01216 to 0.608 μm$^2$ (2x to 100x). These larger area structures are made by connecting parallel array of unit cells of 0.00608 μm$^2$ (equivalent to 1x). It was found that $V_{\text{PBD}}$ for these nFETs is also area independent shown in Figure 6.10. This is similar to the results mentioned above about area independent $T_{\text{PBD}}$ by CVS. Hence VRS mimics the mechanism of the growth of a single BD spot.
during progressive breakdown phase of ultra-thin nFETs by producing area independent \( V_{\text{PBD}} \). This again validates that hybrid VRS method can be used to study PBD phase of dielectric breakdown.

**Figure 6.10** \( V_{\text{PBD}} \) distributions of ultra-thin oxides extracted during 2\textsuperscript{nd} stage of hybrid stress. Three different area nFETs (2x to 100x, where x is 0.00608 \( \mu \text{m}^2 \)) were investigated. Area independence of \( V_{\text{PBD}} \) indicates single spot BD during PBD phase.

The results observed here clearly demonstrate that the BD defects created by CVS and VRS techniques in post-BD phase share a common origin similar to the equivalence of VRS and CVS in the first BD phase [118, 191-192]. It has been suggested that extrinsic samples exhibit the same post-BD characteristics as intrinsic BD samples [202]. Thus, extrinsic defects created in manufacturing process can be regarded as partially broken samples analogous to stress-induced defects of intrinsic samples in the post-BD phase. The validity of VRS technique demonstrated in the post-BD phase points to a much efficient methodology to evaluate the voltage acceleration and defect density of extrinsic defects, thus providing valuable information for the improvement of microelectronics manufacturing process in production in a timely manner.
6.6 Time-to-Fail by VRS

6.6.1 Time-to-Fail of Thick and Thin SiO₂

Having established the validity of VRS technique in PBD phase, we then investigate the time-to-final fail (TFAIL) by one stage voltage ramp based on failure current (VFAIL). Note that TFAIL is defined as TBD+TPBD. Figure 6.11 shows time-to-fail (TFAIL) converted from VFAIL by VRS and directly measured by CVS for thick SiO₂ (2.4nm) pFET in accumulation which shows excellent agreement. Here, lines are TFAIL from VRS and symbols represent TFAIL from CVS. The advantage of this VRS method is that one set of VFAIL data can project TFAIL distribution for different stress voltages. This can significantly reduce time and resources.

![Time-to-fail (TFAIL) extracted from CVS and converted from VFAIL by VRS for thick SiO₂ (2.4nm) pFET in accumulation show excellent agreement. Lines are TFAIL from VRS and symbols represent TFAIL from CVS.](image)

**Figure 6.11** Time-to-fail (TFAIL) extracted from CVS and converted from VFAIL by VRS for thick SiO₂ (2.4nm) pFET in accumulation show excellent agreement. Lines are TFAIL from VRS and symbols represent TFAIL from CVS.

A large sample size study of around ~1000 devices was carried out on thin SiO₂ (11Å) for both p- and nFETs in inversion mode. Figure 6.12 (a) shows that VRS method can effectively reproduce non-Weibull TFAIL distribution extracted by CVS. For nFETs,
characteristic life, $T_{\text{FAIL,63\%}}$ values agree well even though a disagreement is observed at low percentile which is due to statistical uncertainty in experiment.

**Figure 6.12** (a) Time-to-fail ($T_{\text{FAIL}}$) extracted from CVS and converted from $V_{\text{FAIL}}$ by VRS for ultra-thin SiO$_2$ (1.1nm) pFET show excellent agreement on large sample size (~1000 devices each) and (b) For nFET, high percentile data agrees quite well.

Figure 6.13 investigates failure current dependence of time-to-fail for both methodologies. Both VRS (symbols) and CVS (lines) show similar failure current dependence. For low failure current such as 1μA, failure distributions behave more like Weibull distribution because of minimal contribution from progressive breakdown time or for short $T_{\text{PBD}}$, $T_{\text{FAIL}} \approx T_{\text{BD}}$. As $I_{\text{FAIL}}$ was increased to 100μA for example, the low-percentile bending is prominent making this distribution a non-Weibull distribution. This is because as the failure current was increased, for significant $T_{\text{PBD}}$, $T_{\text{FAIL}} > T_{\text{BD}}$. From this the similarity between breakdown physics of these two breakdown mechanisms is suggested.
Figure 6.13  The final failure distributions as a function of fail currents for ultra-thin SiO$_2$ pFETs. For both CVS (lines) and VRS (symbols), strong failure current dependence of final fail time is observed.

6.6.2 Time-to-Fail of High-κ/SiO$_2$ Gate Stack

Poisson area scaling was performed on $V_{\text{FAIL}}$ distribution of three different area high-κ pFET devices in inversion based on this equation, \( \ln(-\ln(1-F_2)) = \ln(-\ln(1-F_1)) + \ln(A_2/A_1) \) [13]. Here $F_1$ and $F_2$ are the failure distribution corresponding to areas $A_1$ and $A_2$. As discussed in the reference [13], this formula is applicable for weakest-link property and a uniform failure site distribution in the oxide area. So, a non-Weibull distribution can also be scaled using this formula. Both $T_{\text{FAIL}}$ and $V_{\text{FAIL}}$ distributions follow Poisson area scaling shown in Figure 6.14 (a), (b). Here a strong bending (or deviation from Weibull distribution which is evident in high percentile) at low percentile distribution is observed. This low-percentile distribution is of paramount importance when studying TDDB reliability of these new high-κ gate stacks as it represents product areas relevant to the circuit/chip reliability. Without going into the debate of whether this bending is due to the PBD phase in the gate stacks [200] or due to the different breakdown mechanism in High-κ and IL [93], it is worth to mention here that VRS
method can efficiently generate the shallow and steep distributions in high and low percentiles respectively.

Figure 6.14 (a) $T_{\text{FAIL}}$ distributions for 3 different area high-$\kappa$/IL pFETs in both time domain. Symbols represent $T_{\text{FAIL}}$ converted from $V_{\text{FAIL}}$ and lines are direct CVS measurements. (b) Similar comparison between direct and converted $V_{\text{FAIL}}$ in voltage domain. Poisson area scaling has been applied in both cases.

It is important to point out the agreement between CVS and VRS is obtained simply using a constant voltage acceleration factor (exponent) to translate the $V_{\text{FAIL}}$ data to $T_{\text{FAIL}}$ for all the samples. Therefore, we can conclude that voltage acceleration is independent of distribution percentiles although defect generations in high-$\kappa$ and IL layers can be different.

6.6.3 Temperature Acceleration of High-$\kappa$ Gate Stack by VRS and CVS

$V_{\text{FAIL},63\%}$ and $T_{\text{FAIL},63\%}$ were measured by VRS and CVS at different temperatures from $85^0C$ to $140^0C$ on pFETs of $3.328\mu m^2$ area (Figure 6.15). For CVS, reference stress voltage was fixed at $-2.15V$. Activation energy was extracted independently from $V_{\text{FAIL},63\%}$ and $T_{\text{FAIL},63\%}$. Power-law exponent ($n$) of 46 was used for conversion of
V_{FAIL.63%}. This acceleration factor was derived from CVS data at 140^0C. Both methods yield E_a\sim1.15eV. This not only confirms the equivalence of these two methodologies, it also assures that key reliability parameters can be extracted by faster VRS method with sufficient accuracy.

![Graph showing thermal activation energy, E_a of V_{FAIL} (top) and T_{FAIL} (bottom) by VRS and CVS measurements. In both cases, E_a was \sim1.15eV.](image)

**Figure 6.15** Thermal activation energy, E_a of V_{FAIL} (top) and T_{FAIL} (bottom) by VRS and CVS measurements. In both cases, E_a was \sim1.15eV.
6.7 Weak Link

Based on results on gate stack, two other control structures (SiO$_2$-only and HfO$_2$-only) it was described in chapters 4 and 5 that interfacial layer is weak link in the gate stack breakdown. In this chapter, fast VRS technique also demonstrates the weak link in high-κ/SiO$_2$ gate stacks. The non-Weibull $T_{\text{FAIL}}$ characteristics observed in thin SiO$_2$ is somewhat identical to that of the gate stack. This suggests that the interfacial SiO$_2$ in gate stack serves as the weak link in gate stack breakdown irrespective of measurement method. VRS technique however reduces the measurement time significantly.

6.8 Chapter Summary

A new methodology using hybrid two-stage stresses has been developed to study progressive BD phase for high-κ and SiO$_2$. This methodology was then applied to dielectrics of various thicknesses such as 6.2, 2.41, 1.1-nm SiO$_2$ and high-κ dielectric stack as well. It was found that reliability parameters of progressive breakdown time ($T_{\text{PBD}}$) distribution can be efficiently captured by VRS technique for high-κ/IL dielectric and other oxides. The voltage ramp stress technique can also reproduce non-Weibull or bending at low percentile distribution of time-to-final fail of high-κ/IL gate stacks similar to CVS on large sample size. Finally the activation energies of $T_{\text{FAIL}}$ for both methods were consistently similar. So, this study demonstrates that VRS can be used effectively for quantitative reliability studies of progressive BD phase and final BD of high-κ and other dielectric materials; thus it can replace the time-consuming CVS measurements as an efficient methodology and reduce the resources and manufacturing cost.
CHAPTER 7
SUMMARY AND FUTURE WORK

7.1 Summary

Various reliability issues of high-κ dielectric for high-κ/metal gate stacks have been addressed in this research. Thorough investigation of defects origin and their contribution in time dependent dielectric breakdown (TDDB) are discussed. Both gate and Hf-based dielectric were atomic layer deposited (ALD). For the interfacial layer Silicon dioxide, in-situ steam growth and chemical oxidation have been considered.

A comparative study was conducted of the individual breakdown characteristics of HfO$_2$ and in-situ steam generated (ISSG)-SiO$_2$ MOS structures to high-κ/IL (ISSG SiO$_2$)/metal gate stack. Experimental results indicate that after constant voltage stress (CVS), identical progressive breakdown and stress-induced leakage current (SILC) degradation were observed in high-κ/IL and SiO$_2$-only MOS devices, but HfO$_2$-only metal-insulator-metal (MIM) capacitors showed insignificant SILC and progressive breakdown until it went into hard breakdown. Based on observed stress current behavior ($I_g$-t), SILC and charge-to-breakdown ($Q_{BD}$), it is believed that interfacial layer initiates progressive breakdown of metal gate/high-κ/SiO$_2$/Si gate stacks at room temperature. From normalized SILC ($\Delta J_g/J_{g0}$) at accelerated temperature and activation energy extracted from Weibull distribution of the time-to-breakdown data show IL initiates the gate stack breakdown at higher temperatures as well.

To better understand the defects origin, key parameters of negative bias temperature instability (NBTI) and time dependent dielectric breakdown (TDDB)
reliabilities in HfO$_2$/SiO$_2$ gate stacks have been compared. A quantitative agreement was observed for the activation energies of threshold voltage change and SILC. The quality and thickness variation of the IL causes similar degradation on both NBTI and TDDB indicating that these two reliability issues are due to identical defect types present in the IL.

Constant voltage stress has been applied to investigate statistical distribution of 1$^{st}$ breakdown ($T_{BD}$) for small sample size. Because the statistical distribution of $T_{BD}$ followed Weibull distribution, large sample size was not required. But the relevant failure distributions ($F_{FAIL}$) at $I_{FAIL}$ are non-Weibull including the progressive breakdown (PBD) phase for high-$\kappa$/metal gate (HKMG) dielectrics. A new methodology using hybrid two-stage stresses has been developed to study progressive BD phase for high-$\kappa$ and SiO$_2$. It was found that reliability parameters of progressive breakdown time ($T_{PBD}$) and non-Weibull $T_{FAIL}$ distribution can be efficiently captured by voltage ramp stress technique. Even though ramp voltage stress technique has been used earlier to study 1$^{st}$ breakdown Weibull distribution, there was confusion regarding the applicable highest ramp rate. It was reported that ramp rate higher than 1V/s, the conversion from VRS to CVS fails. But this work clarifies this confusion showing various ramp rates along with faster than 1 V/s and demonstrating excellent agreement between the CVS and VRS data.

In a nutshell, the impact of this research is that it presented a better understanding of the weak link for the high-$\kappa$ gate stack breakdown. Correlation of NBTI and TDDB provides a comprehensive story of the role of high-$\kappa$ and interfacial layer. Also, the developed VRS method would be useful to characterize both progressive BD phase and final BD of high-$\kappa$ and any other dielectric materials. Eventually it would be able to
replace the time-consuming CVS measurements as an efficient methodology and reduce the resources and manufacturing cost.

7.2 Future Work

High-k nFETs suffer from significant positive bias temperature instability (PBTI) and stress-induced leakage current (SILC). When positive bias is applied during TDDB, SILC and PBTI makes the breakdown detection challenging. Cartier et al. showed a direct correlation \( \frac{\Delta I_g}{I_g} \sim \Delta V_T^3 \) of stress-induced leakage current and \( \Delta V_T \) at both room and accelerated temperatures due to PBT stress [33]. Early findings show that \( V_T \) instability and SILC generation are due to the same defects which are Oxygen vacancy related shallow defects generated in the HfO\(_2\). More detailed work is required to isolate PBTI and TDDB for high-\( \kappa \) nFETs.

VRS method was applied to high-\( \kappa \) gate stack and ultra-thin SiO\(_2\) to study time-to-fail distributions. Based on the non-Weibull distribution results found on these two structures, a conclusion was given in chapter 6 that interfacial layer was initiating breakdown in high-\( \kappa \) gate stack. But to make the study coherent, VRS method should also be applied to HfO\(_2\)-only control structure. This would provide additional confirmation on the weak link for the high-\( \kappa \) gate stack.
REFERENCES


[77] N. Rahim, and E. Wu, abstract accepted for publication in IEEE International Reliability Physics Symposium, 2011.


