Reliability study of Zr and Al incorporated hf based high-k dielectric deposited by advanced processing

Md Nasir Uddin Bhuyian
New Jersey Institute of Technology

Follow this and additional works at: https://digitalcommons.njit.edu/dissertations
Part of the Electrical and Electronics Commons

Recommended Citation
Bhuyian, Md Nasir Uddin, "Reliability study of Zr and Al incorporated hf based high-k dielectric deposited by advanced processing" (2014). Dissertations. 96.
https://digitalcommons.njit.edu/dissertations/96

This Dissertation is brought to you for free and open access by the Theses and Dissertations at Digital Commons @ NJIT. It has been accepted for inclusion in Dissertations by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.
Copyright Warning & Restrictions

The copyright law of the United States (Title 17, United States Code) governs the making of photocopies or other reproductions of copyrighted material.

Under certain conditions specified in the law, libraries and archives are authorized to furnish a photocopy or other reproduction. One of these specified conditions is that the photocopy or reproduction is not to be “used for any purpose other than private study, scholarship, or research.” If a user makes a request for, or later uses, a photocopy or reproduction for purposes in excess of “fair use” that user may be liable for copyright infringement,

This institution reserves the right to refuse to accept a copying order if, in its judgment, fulfillment of the order would involve violation of copyright law.

Please Note: The author retains the copyright while the New Jersey Institute of Technology reserves the right to distribute this thesis or dissertation.

Printing note: If you do not wish to print this page, then select “Pages from: first page # to: last page #” on the print dialog screen.
The Van Houten library has removed some of the personal information and all signatures from the approval page and biographical sketches of theses and dissertations in order to protect the identity of NJIT graduates and faculty.
Hafnium-based high-\(\kappa\) dielectric materials have been successfully used in the industry as a key replacement for SiO\(_2\) based gate dielectrics in order to continue CMOS device scaling to the 22-nm technology node. Further scaling according to the device roadmap requires the development of oxides with higher \(\kappa\) values in order to scale the equivalent oxide thickness (EOT) to 0.7 nm or below while achieving low defect densities. In addition, next generation devices need to meet challenges like improved channel mobility, reduced gate leakage current, good control on threshold voltage, lower interface state density, and good reliability. In order to overcome these challenges, improvements of the high-\(\kappa\) film properties and deposition methods are highly desirable.

In this dissertation, a detail study of Zr and Al incorporated HfO\(_2\) based high-\(\kappa\) dielectrics is conducted to investigate improvement in electrical characteristics and reliability. To meet scaling requirements of the gate dielectric to sub 0.7 nm, Zr is added to HfO\(_2\) to form Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with \(x=0, 0.31\) and \(0.8\) where the dielectric film is deposited by using various intermediate processing conditions, like (i) DADA: intermediate thermal annealing in a cyclical deposition process; (ii) DSDS: similar cyclical process with exposure to SPA Ar plasma; and (iii) As-Dep: the dielectric deposited without any intermediate step. MOSCAPs are formed with TiN metal gate and the reliability of these devices is investigated by subjecting them to a constant voltage stress in the gate injection mode. Stress induced flat-band voltage shift (\(\Delta V_{FB}\)), stress induced leakage current (SILC)
and stress induced interface state degradation are observed. DSDS samples demonstrate the superior characteristics whereas the worst degradation is observed for DADA samples. Time dependent dielectric breakdown (TDDB) shows that DSDS Hf$_{1-x}$Zr$_x$O$_2$ (x=0.8) has the superior characteristics with reduced oxygen vacancy, which is affiliated to electron affinity variation in HfO$_2$ and ZrO$_2$. The trap activation energy levels estimated from the temperature dependent current voltage characteristics also support the observed reliability characteristics for these devices.

In another experiment, HfO$_2$ is lightly doped with Al with a variation in Al concentration by depositing intermediate HfAlO$_x$ layers. This work has demonstrated a high quality HfO$_2$ based gate stack by depositing atomic layer deposited (ALD) HfAlO$_x$ along with HfO$_2$ in a layered structure. In order to get multifold enhancement of the gate stack quality, both Al percentage and the distribution of Al are observed by varying the HfAlO$_x$ layer thickness and it is found that < 2% Al/(Al+Hf)% incorporation can result in up to 18% reduction in the average EOT along with up to 41% reduction in the gate leakage current as compared to the dielectric with no Al content. On the other hand, excess Al presence in the interfacial layer moderately increases the interface state density (D$_{it}$). When devices are stressed in the gate injection mode at a constant voltage stress, dielectrics with Al/(Hf+Al)% < 2% show resistance to stress induced flat-band voltage shift ($\Delta V_{FB}$), and stress induced leakage current (SILC). The time dependent dielectric breakdown (TDDB) characteristics show a higher charge to breakdown and an increase in the extracted Weibull slope ($\beta$) that further confirms an enhanced dielectric reliability for devices with < 2% Al/(Al+Hf)%.
RELIABILITY STUDY OF Zr AND Al INCORPORATED Hf BASED HIGH-K DIELECTRIC DEPOSITED BY ADVANCED PROCESSING

by
Md Nasir Uddin Bhuyian

A Dissertation
Submitted to the Faculty of
New Jersey Institute of Technology
in Partial Fulfillment of the Requirements for the Degree of
Doctor of Philosophy in Electrical Engineering

Helen and John C. Hartmann Department of
Electrical and Computer Engineering

January 2015
Copyright © 2015 by Md Nasir Uddin Bhuyian

ALL RIGHTS RESERVED
APPROVAL PAGE

RELIABILITY STUDY OF Zr AND Al INCORPORATED Hf BASED HIGH-K DIELECTRIC DEPOSITED BY ADVANCED PROCESSING

Md Nasir Uddin Bhuyian

Dr. Durgamadhab Misra, Dissertation Advisor
Professor of Electrical and Computer Engineering, NJIT

Dr. Leonid Tsybeskov, Committee Member
Professor of Electrical and Computer Engineering, NJIT

Dr. Marek Sosnowski, Committee Member
Professor of Electrical and Computer Engineering, NJIT

Dr. George Georgiou, Committee Member
Research Professor of Physics, NJIT

Dr. Kandabara Tapily, Committee Member
Senior Technical Staff Member,
Thin Film Process Technology Division, TEL
BIOGRAPHICAL SKETCH

Author: Md Nasir Uddin Bhuyian  
Degree: Doctor of Philosophy  
Date: January 2015

Undergraduate and Graduate Education:

- Doctor of Philosophy in Electrical Engineering,  
  New Jersey Institute of Technology, Newark, NJ, 2015

- Master of Science in Electrical and Electronic Engineering,  
  Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, 2011

- Bachelor of Science in Electrical and Electronic Engineering,  
  Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, 2007

Major: Electrical Engineering

Presentations and Publications:


M.N. Bhuyian and D. Misra “Reliability of Hf₀.₂Zr₀.₈O₂ and HfO₂ Films Deposited by Cyclic Annealing or Cyclic Plasma Treatment” (Submitted to Microelectronics Reliability).

M.N. Bhuyian and D. Misra, “Multilayered ALD HfAlOₓ and HfO₂ for High Quality Gate Stack” (Submitted to IEEE Transactions on Device and Materials Reliability).


S. Poddar, M.N. Bhuyian, and D. Misra, “Understanding Defects in TiN/HfZrO/SiON/Si Gate Stacks,” 2014 Summer Research Program Poster Presentation, New Jersey Institute of Technology, Newark, NJ.


To my parents
ACKNOWLEDGMENT

I would like to express my deepest appreciation to my dissertation advisor, Dr. Durgamadhab Misra, for his guidance, constant support, and encouragement throughout my Ph.D. studies. He not only guided me through my research, but also helped me enormously to be independent. I want to express my gratitude to all my committee members, Dr. Leonid Tsybeskov, Dr. Marek Sosnowski, Dr. George Georgiou, and Dr. Kandabara Tapily for their valuable suggestions.

I would like to thank Dr. Kandabara Tapily, Dr. Robert Clark and other researchers of TEL Technology Center, America, Albany, NY, for supplying devices and helpful discussions for this research.

My colleagues and friends at NJIT have always given me technical and moral support during this time of research work. I want to take this opportunity to thank Selina Mala, Peter Paliwoda, Yiming Ding, Tazima Selim Chowdhuru, Hillol Debnath, and Tariq M Arif.

I am grateful to my family members especially my elder brother D. M. Alamgir Chowdhury Plabon for his constant support and encouragement since my childhood. I am indebted to my parents, who taught me first the principles, to dream for best things in the world and to be a good human being.

Finally, I want to thank my lovely wife, Faria Sharmin, for her single handed support, patience, and encouragement that have made this endeavor easy to bear.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INTRODUCTION, MOTIVATION AND OBJECTIVE</td>
<td>1</td>
</tr>
<tr>
<td>1.1</td>
<td>Introduction</td>
<td>1</td>
</tr>
<tr>
<td>1.2</td>
<td>Motivation and Approach</td>
<td>6</td>
</tr>
<tr>
<td>1.3</td>
<td>Objectives</td>
<td>9</td>
</tr>
<tr>
<td>1.4</td>
<td>Dissertation Organization</td>
<td>10</td>
</tr>
<tr>
<td>2</td>
<td>HfO₂ BASED HIGH-K DIELECTRICS WITH ADVANCED PROCESSING: CURRENT STATUS</td>
<td>12</td>
</tr>
<tr>
<td>2.1</td>
<td>Introduction</td>
<td>12</td>
</tr>
<tr>
<td>2.2</td>
<td>Selection Criteria of High-κ Dielectric Materials</td>
<td>13</td>
</tr>
<tr>
<td>2.3</td>
<td>Alloying HfO₂ and ZrO₂</td>
<td>15</td>
</tr>
<tr>
<td>2.4</td>
<td>Intermediate Treatment in High-κ Dielectric Deposition</td>
<td>21</td>
</tr>
<tr>
<td>2.5</td>
<td>Slot Plane Antenna (SPA) Plasma</td>
<td>22</td>
</tr>
<tr>
<td>2.6</td>
<td>Al Incorporation into HfO₂</td>
<td>23</td>
</tr>
<tr>
<td>2.6.1</td>
<td>HfAlOₓ Alloy Structures</td>
<td>24</td>
</tr>
<tr>
<td>2.6.2</td>
<td>Al₂O₃/HfO₂ Bilayer Structures</td>
<td>26</td>
</tr>
<tr>
<td>2.6.3</td>
<td>Problems with Excess Al Incorporation</td>
<td>30</td>
</tr>
<tr>
<td>2.7</td>
<td>Chapter Summary</td>
<td>32</td>
</tr>
<tr>
<td>3</td>
<td>DEVICE FABRICATION, PHYSICAL CHARACTERIZATION, RELIABILITY ISSUES, AND EXPERIMENTAL DETAILS</td>
<td>33</td>
</tr>
<tr>
<td>3.1</td>
<td>Introduction</td>
<td>33</td>
</tr>
<tr>
<td>3.2</td>
<td>Zr Incorporation in HfO₂ and Intermediate Treatments</td>
<td>33</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS
(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.2.1</td>
<td>Device Fabrication</td>
</tr>
<tr>
<td>3.2.2</td>
<td>Fundamental Properties of Hf$_{1-x}$Zr$_x$O$_2$ Deposited by Different Processing</td>
</tr>
<tr>
<td>3.3</td>
<td>Extremely Low Al Incorporation in HfO$_2$</td>
</tr>
<tr>
<td>3.3.1</td>
<td>Device Fabrication- ALD Multi Layered Structure</td>
</tr>
<tr>
<td>3.3.2</td>
<td>Physical Properties of HfAlO$_x$ Dielectrics</td>
</tr>
<tr>
<td>3.4</td>
<td>Defects and Reliability of High-κ Dielectrics</td>
</tr>
<tr>
<td>3.4.1</td>
<td>Constant Voltage Stress Induced Degradations</td>
</tr>
<tr>
<td>3.4.2</td>
<td>Time Dependent Dielectric Breakdown (TDDB)</td>
</tr>
<tr>
<td>3.5</td>
<td>Electrical characterization and Reliability Study</td>
</tr>
<tr>
<td>3.5.1</td>
<td>Capacitance-Voltage (C-V) Measurement</td>
</tr>
<tr>
<td>3.5.2</td>
<td>Conductance Measurement</td>
</tr>
<tr>
<td>3.5.3</td>
<td>Current-Voltage (I-V) Measurement</td>
</tr>
<tr>
<td>3.5.4</td>
<td>Constant Voltage Stress (CVS) for Reliability Study</td>
</tr>
<tr>
<td>3.5.5</td>
<td>Measurement Automation</td>
</tr>
<tr>
<td>3.6</td>
<td>Chapter Summary</td>
</tr>
<tr>
<td>4</td>
<td>ELECTRICAL CHARACTERIZATION OF ALD Hf$_{1-x}$Zr$_x$O$_2$ WITH CYCLIC DEPOSITION AND ANNEALING (DADA), AND CYCLIC SPA Ar PLASMA TREATMENT (DSDS)</td>
</tr>
<tr>
<td>4.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>4.2</td>
<td>Capacitance-Voltage Characteristics, EOT, and Flat-band Voltage</td>
</tr>
</tbody>
</table>
TABLE OF CONTENTS
(Continued)

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.3</td>
<td>Gate Leakage Current Density Comparison</td>
</tr>
<tr>
<td>4.4</td>
<td>Interface State Density, $D_{it}$ Extraction by Conductance Method</td>
</tr>
<tr>
<td>4.4.1</td>
<td>Impact of Zr Addition and SPA Ar Plasma Exposure on $D_{it}$</td>
</tr>
<tr>
<td>4.4.2</td>
<td>Mid gap $D_{it}$ Comparison for DSDS, DADA, and As-Dep Processing</td>
</tr>
<tr>
<td>4.5</td>
<td>Chapter Summary</td>
</tr>
<tr>
<td>5</td>
<td>RELIABILITY STUDY OF ALD Hf$_{1-x}$Zr$_x$O$_2$ WITH CYCLIC DEPOSITION AND ANNEALING (DADA), AND CYCLIC SPA Ar PLASMA TREATMENT (DSDS)</td>
</tr>
<tr>
<td>5.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>5.2</td>
<td>Impact of Constant Voltage Stress</td>
</tr>
<tr>
<td>5.2.1</td>
<td>Stress Induced Flat-band Voltage Shift ($\Delta V_{FB}$)</td>
</tr>
<tr>
<td>5.2.2</td>
<td>Stress Induced Leakage Current (SILC)</td>
</tr>
<tr>
<td>5.2.3</td>
<td>Stress Induced Interface State Generation</td>
</tr>
<tr>
<td>5.2.4</td>
<td>Time Dependent Dielectric Breakdown</td>
</tr>
<tr>
<td>5.3</td>
<td>Effect of Quality of Interfacial Layer</td>
</tr>
<tr>
<td>5.3.1</td>
<td>Interface State Density Comparison for SiON and Plasma Oxynitride Interface</td>
</tr>
<tr>
<td>5.4</td>
<td>High Temperature I-V Measurement</td>
</tr>
<tr>
<td>5.4.1</td>
<td>Defect Energy Level Calculation</td>
</tr>
<tr>
<td>5.4.2</td>
<td>SILC Activation Energy</td>
</tr>
<tr>
<td>5.5</td>
<td>Chapter Summary</td>
</tr>
<tr>
<td>Chapter</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>------</td>
</tr>
<tr>
<td>6</td>
<td>RELIABILITY STUDY OF DIELECTRICS WITH EXTREMELY LOW Al INCORPORATION IN HfO₂</td>
</tr>
<tr>
<td>6.1</td>
<td>Introduction</td>
</tr>
<tr>
<td>6.2</td>
<td>Electrical Characteristics of Multi Layered ALD HfAlOₓ</td>
</tr>
<tr>
<td>6.2.1</td>
<td>C-V and I-V Characteristics</td>
</tr>
<tr>
<td>6.2.2</td>
<td>Equivalent Oxide Thickness (EOT), Flat-band Voltage (V_{FB}), and Leakage Current Density (J_{g}) Comparison</td>
</tr>
<tr>
<td>6.2.3</td>
<td>Comparison of Interface State Density</td>
</tr>
<tr>
<td>6.3</td>
<td>Reliability Study by Constant Voltage Stress</td>
</tr>
<tr>
<td>6.3.1</td>
<td>Impact of Stress on ΔV_{FB}, SILC and D_{it}</td>
</tr>
<tr>
<td>6.3.2</td>
<td>Comparison of TDDB Characteristics</td>
</tr>
<tr>
<td>6.4</td>
<td>Chapter Summary</td>
</tr>
<tr>
<td>7</td>
<td>SUMMARY AND FUTURE WORK</td>
</tr>
<tr>
<td>7.1</td>
<td>Summary</td>
</tr>
<tr>
<td>7.2</td>
<td>Future Work</td>
</tr>
<tr>
<td>7.2.1</td>
<td>ALD Hf₁₋ₓZrₓO₂ and HfAlOₓ on Si Substrate</td>
</tr>
<tr>
<td>7.2.2</td>
<td>Zr and Al Incorporated Hf Based High-κ Dielectrics on High Mobility Substrates</td>
</tr>
<tr>
<td>REFERENCES</td>
<td>122</td>
</tr>
</tbody>
</table>
# LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1 Composition of Hf and Al from XPS and Dielectric Thickness Measured by SE</td>
<td>42</td>
</tr>
<tr>
<td>4.1 Comparison of Interface State Density, $D_{it}$ at Mid Gap for Different Dielectrics</td>
<td>69</td>
</tr>
<tr>
<td>5.1 Weibull Slope for As-Dep and DSDS Hf$_{1-x}$Zr$_x$O$_2$ With Different Zr Percentages</td>
<td>86</td>
</tr>
<tr>
<td>5.2 Failure Time ($T_{63%}$) for Different Dielectrics. (Five Devices from Each Device Type Were Stressed in The Gate Injection Mode until Hard Breakdown)</td>
<td>88</td>
</tr>
<tr>
<td>5.3 Defect Activation Energy ($E_a$) for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ (x=0 and 0.8)</td>
<td>95</td>
</tr>
<tr>
<td>5.4 Comparison of SILC Activation Energy ($E_c$) for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ (x=0 and 0.8)</td>
<td>97</td>
</tr>
<tr>
<td>6.1 Comparison of Interface State Density, $D_{it}$ in The Si Mid-gap Level</td>
<td>107</td>
</tr>
<tr>
<td>6.2 Power Exponent ($n$) for $\Delta V_{FB}$, $\Delta I_g/I_{g0}$, and $\Delta D_{it}/D_{it0}$ Comparison for Different Dielectrics</td>
<td>111</td>
</tr>
<tr>
<td>6.3 Weibull Slope, $\beta$ for Lot A (A$_1$, A$_2$, and A$_3$), Lot B (B$_1$, and B$_2$) With HfAlO$_x$ Layer and the Control Device, C With HfO$_2$ Only</td>
<td>114</td>
</tr>
</tbody>
</table>
# LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.1</td>
<td>(a) Optical band gap vs dielectric constant (k) of candidate gate dielectrics, and (b) Band offset with Si valence band (VB) and conduction band (CB) as a function of dielectric constant for candidate gate dielectrics</td>
<td>14</td>
</tr>
<tr>
<td>2.2</td>
<td>Temperature-composition phase diagram of HfO$_2$-ZrO$_2$</td>
<td>15</td>
</tr>
<tr>
<td>2.3</td>
<td>XRD (left) and ATR-FTIR (right) spectra for HfZrO with various compositions. The inset shows the volume fraction of monoclinic phase decreases with increase in Zr fraction</td>
<td>16</td>
</tr>
<tr>
<td>2.4</td>
<td>Typical C-V plot for Hf$_{1-x}$Zr$_x$O$_2$ for different Zr/(Hf+Zr) content. Inset shows the magnified C-V plot to demonstrate the relationship between EOT and Zr Content</td>
<td>17</td>
</tr>
<tr>
<td>2.5</td>
<td>Comparison of gate leakage current for Hf$_{1-x}$Zr$_x$O$_2$ with different Zr/(Hf+Zr) content</td>
<td>18</td>
</tr>
<tr>
<td>2.6</td>
<td>I$_d$-V$_d$ characteristics of HfO$_2$ and HfZrO$_x$ NMOSFET (W/L=10umX10um). Devices were fabricated with Ta$_x$C$_y$ gate dielectrics were annealed in N$_2$ ambient at 1000$^\circ$C</td>
<td>19</td>
</tr>
<tr>
<td>2.7</td>
<td>(a) Normalized PBTI V$<em>t$ shift and (b) Hysteresis of TiN/ Hf$</em>{1-x}$Zr$_x$O$_2$/SiO$_2$ nMOSFET with different ZrO$<em>2$ concentrations. ALD Hf$</em>{1-x}$Zr$_x$O$_2$ deposited by using HfCl$_4$, ZrCl$_4$, and H$_2$O precursors on in situ steam grown SiO$_2$/Si interface</td>
<td>20</td>
</tr>
<tr>
<td>2.8</td>
<td>Charge pumping current, I$_{cp}$ as a function of base voltage for HfO$_2$ and HfZrO$_x$ NMOSFET before (solid line) and after stress at 1.8 V for 1000s (dashed line)</td>
<td>20</td>
</tr>
<tr>
<td>2.9</td>
<td>A typical slot plane antenna plasma system</td>
<td>22</td>
</tr>
<tr>
<td>2.10</td>
<td>Crystallization temperature of Hf$_{1-x}$Al$_x$O$<em>y$ as a function of Al/(Al+Hf)% in the dielectrics. Inset shows XRD plot at the on set of crystallization for Hf$</em>{1-x}$Al$_x$O$_y$ with x= 0.09</td>
<td>24</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>2.11</td>
<td>Synchronous grazing in plane X-ray diffraction pattern for (a) as deposited ALD Hf$_{1-x}$Al$_x$O$<em>y$, (b) annealed ALD Hf$</em>{1-x}$Al$_x$O$_y$ as a function of Al/(Al+Hf)%</td>
<td>25</td>
</tr>
<tr>
<td>2.12</td>
<td>The XPS Hf 4f spectra of pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack, respectively, after 500°C RTA PDA for 30 s in N$_2$ atmosphere. All samples were deposited with total 40 ALD cycles. Both HfAlO$_x$ and Al$_2$O$_3$/HfO$_2$ were deposited with 26 ALD cycles for HfO$_2$ deposition and 14 ALD cycles for Al$_2$O$_3$ deposition</td>
<td>25</td>
</tr>
<tr>
<td>2.13</td>
<td>The intensity ratio of I$<em>{IL}$/I$</em>{Si}$ obtained from XPS Si 2p core-level spectra for pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack, respectively, after PDA at different temperatures</td>
<td>27</td>
</tr>
<tr>
<td>2.14</td>
<td>The variation of EOT value of pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack, respectively, as a function of PDA temperatures</td>
<td>28</td>
</tr>
<tr>
<td>2.15</td>
<td>The variation of current density at $V_{FB}$ - 1 volts as a function of PDA temperatures for pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack on Si, respectively</td>
<td>29</td>
</tr>
<tr>
<td>2.16</td>
<td>$V_{FB}$ - EOT plots for NiSi/Hf$<em>x$Al$</em>{1-x}$O$_y$/terraced SiO$_2$/n-Si p-MOSFETs. All samples were subjected to PDA at 800°C and post Si deposition annealing at 1000°C</td>
<td>30</td>
</tr>
<tr>
<td>2.17</td>
<td>Dependencies of $V_{th}$ and hole mobility at both 0.3 and 0.7 MV/cm on Al content in Hf$<em>x$Al$</em>{1-x}$O$<em>y$ for NiSi/Hf$<em>x$Al$</em>{1-x}$O$<em>y$ /SiO$<em>2$(1 nm) / Si p-MOSFETs. The closed circles stand for experimental $V</em>{th}$ that takes $V</em>{fb}$ roll-up effects into consideration and the open circles stand for estimated $V</em>{th}$ that excludes $V_{fb}$ roll-up effects, which have been calculated qualitatively by comparing measured data with fitted linear $V_{FB}$-EOT relationship in Fig. 2.16</td>
<td>31</td>
</tr>
<tr>
<td>2.18</td>
<td>Defect levels within the bulk high-κ in the context of MOS energy-band diagram</td>
<td>35</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>3.1</td>
<td>(a) Device structure of TiN/Hf$_{1-x}$Zr$_x$O$_2$/SiON/p-Si MOSCAP, (b) dielectric deposition with cyclic deposition and annealing (DADA) cyclic SPA plasma exposure (DSDS)</td>
<td>34</td>
</tr>
<tr>
<td>3.2</td>
<td>TEM images for (a) As-Dep HfO$<em>2$, (b) DSDS HfO$<em>2$, and (c) DSDS Hf$</em>{0.2}$Zr$</em>{0.8}$O$_2$</td>
<td>36</td>
</tr>
<tr>
<td>3.3</td>
<td>a) GIIXRD spectra of DADA Hf$_{1-x}$Zr$_x$O$_2$ as a function of Zr% in the dielectrics, b) intensity of monoclinic (110) diffraction peak as a function of Zr/(Zr+Hf)% in the dielectrics</td>
<td>37</td>
</tr>
<tr>
<td>3.4</td>
<td>(a) Dielectric thickness (filled symbols on left scale) and interfacial layer (IL) thickness (open symbols on right scale) for MOSCAPs with DSDS, DADA, and As-Dep HfO$<em>2$ and Hf$</em>{0.2}$Zr$_{0.8}$O$<em>2$, (b) Dielectric thickness (filled symbols on left scale) and interfacial layer (IL) for Hf$</em>{1-x}$Zr$_x$O$_2$ with x=0, 0.31, and 0.8 for DSDS and As-Dep processing conditions</td>
<td>37</td>
</tr>
<tr>
<td>3.5</td>
<td>(a) Device structure for Al incorporation in HfO$_2$, (b) Device fabrication process flow</td>
<td>40</td>
</tr>
<tr>
<td>3.6</td>
<td>Defect levels within the bulk high-(\kappa) in the context of MOS energy-band diagram</td>
<td>44</td>
</tr>
<tr>
<td>3.7</td>
<td>(a) Band diagram showing positive charge formation in the dielectric under stress in the gate injection mode, (b) Capacitance–voltage characteristics of p-Si/SiO$_2$/ZrO$_2$/TiN structures measured before and after constant gate voltage stress at -3.6 V for 400 s. Solid lines are fits to the data using a computer simulation. Inset: Energetic distribution of interface defects used for simulation of the C–V characteristics</td>
<td>46</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>3.8</td>
<td>48</td>
<td></td>
</tr>
<tr>
<td>3.9</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>3.10</td>
<td>52</td>
<td></td>
</tr>
<tr>
<td>3.11</td>
<td>56</td>
<td></td>
</tr>
<tr>
<td>3.12</td>
<td>57</td>
<td></td>
</tr>
<tr>
<td>4.1</td>
<td>60</td>
<td></td>
</tr>
<tr>
<td>4.2</td>
<td>61</td>
<td></td>
</tr>
<tr>
<td>4.3</td>
<td>63</td>
<td></td>
</tr>
<tr>
<td>4.4</td>
<td>64</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 3.8** Band diagram showing trap assisted tunneling (TAT) through high-\(\kappa\) layer and direct tunneling (DT) through interfacial layer (IL) during (a) positive gate bias and (b) negative gate bias. Electron tunneling is shown by red line and hole tunneling is shown by blue line.

**Figure 3.9** Formation of percolation path (shaded spheres) due to trap generation (b) Different breakdown regimes during constant voltage stress.

**Figure 3.10** Dependence of Weibull slope \(\beta\) of the charge to breakdown, \(Q_{BD}\) on oxide thickness.

**Figure 3.11** Stressing MOS capacitor at a constant voltage stress in the gate injection mode.

**Figure 3.12** Basic arrangement for electrical measurement automation of a simple two-terminal device, e.g., MOS-Capacitor.

**Figure 4.1** Comparison of CV characteristics for (a) Hf\(_{0.2}\)Zr\(_{0.8}\)O\(_2\) with DSDS, DADA and As-Dep samples and (b) HfO\(_2\) with DSDS, DADA and As-Dep samples.

**Figure 4.2** Flat-band voltage \(V_{FB}\), as a function of EOT for Hf\(_{0.2}\)Zr\(_{0.8}\)O\(_2\) and HfO\(_2\) with DSDS, DADA, and As-Dep processing.

**Figure 4.3** (a) Comparison of EOT for DSDS and As-Dep MOSCAPs with HfO\(_2\) (x=0), Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (x=0.31), and Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (x=0.8), (b) flat-band voltage variation for the devices with intermediate SPA plasma and without plasma as a function of zirconium percentage. Filled symbols represent DSDS and open symbols represent As-Dep samples.

**Figure 4.4** Comparison of \(J-V\) characteristics of (a) DSDS, DADA, and As-Dep Hf\(_{0.2}\)Zr\(_{0.8}\)O\(_2\) and, (b) DSDS, DADA, and As-Dep HfO\(_2\).
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.5</td>
<td>(a) Gate leakage current density, $J_g$ sensed at -1V+$V_{FB}$ as a function of EOT for dielectrics with cyclic plasma treatment (DSDS), cyclic annealing (DADA), and As-Dep processing schemes, (b) comparison of gate leakage current density for MOS capacitors with $40\mu m \times 40\mu m$, $50\mu m \times 50\mu m$, and $100\mu m \times 100\mu m$ gate area.</td>
<td>65</td>
</tr>
<tr>
<td>4.6</td>
<td>(a) Frequency dependent C-V characteristics, (b) G-V characteristics measured at different frequencies, and (c) map of the normalized parallel conductance $G_{pl}/A\omega$, as a function of gate bias and frequency. Measurement frequency was varied from 1 MHz to 100 Hz.</td>
<td>66</td>
</tr>
<tr>
<td>4.7</td>
<td>(a-b) $D_{it}$ as a function of trap level ($E_t$ - $E_v$: energy difference between trap level, $E_t$ and the majority carrier band edge, $E_v$) in the Si band gap for As-Dep Hf$_{1-x}$Zr$_x$O$<em>2$ and for DSDS Hf$</em>{1-x}$Zr$_x$O$<em>2$ with $x=0$, 0.31, and 0.8, and (c) comparison of mid-gap level $D</em>{it}$ as a function of EOT for different dielectrics.</td>
<td>68</td>
</tr>
<tr>
<td>5.1</td>
<td>Flat-band voltage shift ($\Delta V_{FB}$) as a function of stress time for HfO$<em>2$ with As-Dep, DSDS, and DADA processing and Hf$</em>{0.2}$Zr$_{0.8}$O$_2$ with As-Dep, and DSDS processing conditions.</td>
<td>73</td>
</tr>
<tr>
<td>5.2</td>
<td>(a) Stress induced flat-band voltage shifts as a function of stress time, (b) Flat-band voltage before and after stress for MOSCAPs with increasing Zr content, HfO$<em>2$($x=0$) (squares), Hf$</em>{1-x}$Zr$_x$O$<em>2$ with $x=0.31$ (circles), and Hf$</em>{1-x}$Zr$_x$O$_2$ with $x=0.8$ (triangles) with a constant voltage stress for 1000s in the gate injection mode. The filled symbols represent the flat-band voltage for unstressed devices, whereas open symbols represent after-stress flat-band voltages.</td>
<td>75</td>
</tr>
<tr>
<td>5.3</td>
<td>Comparison of stress induced leakage current ($\Delta J_g/J_{g0}$) sensed at -1V for different dielectrics.</td>
<td>77</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>--------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>5.4</td>
<td>Gate leakage current density for unstressed devices (closed symbols) and for stressed devices (open symbols) for DSDS and As-Deposited MOSCAPs with HfO₂ (x=0), Hf₁₋ₓZrₓO₂ (x=0.31), and Hf₁₋ₓZrₓO₂ (x=0.8) at a constant voltage stress for 1000s in the gate injection mode. Post stress measurement (a) at ( E_{OX} = 10 ) MV/cm and (b) at ( E_{OX} = -10 ) MV/cm.</td>
<td>78</td>
</tr>
<tr>
<td>5.5</td>
<td>Interface state density, ( D_{it} ) in the Si-band gap for unstressed devices (filled symbols with solid lines) and for stressed devices (open symbols with dashed lines). Constant voltage stress was applied in the gate injection mode for 1000s. Stress voltage was ranged between -3V to -3.4V according to the variation of EOT and flat-band voltage shift for different dielectrics.</td>
<td>81</td>
</tr>
<tr>
<td>5.6</td>
<td>Change in mid-gap ( D_{it} ) for As-Dep and DSDS Hf₁₋ₓZrₓO₂ with x=0, 0.31, and 0.8.</td>
<td>82</td>
</tr>
<tr>
<td>5.7</td>
<td>Interface state density, ( D_{it} ) in the mid gap level for unstressed devices and for devices stressed with a constant voltage stress for 1000s.</td>
<td>83</td>
</tr>
<tr>
<td>5.8</td>
<td>Breakdown characteristics during gate injection stress showing electron trapping, soft breakdown and hard breakdown. Inset shows progressive breakdown prior to hard breakdown for DSDS Hf₁₋ₓZrₓO₂ (x=0.8).</td>
<td>85</td>
</tr>
<tr>
<td>5.9</td>
<td>Weibull plot of time to breakdown ( (T_{BD}) ) for DSDS and As-Dep Hf₁₋ₓZrₓO₂ with different Zr percentages.</td>
<td>86</td>
</tr>
<tr>
<td>5.10</td>
<td>Comparison of ( V_{FB} ) (filled symbols: left scale), and ( J_g@-1V+V_{FB} ) (open symbols: right scale) for DSDS Hf₀.₇Zr₀.₃O₂ with SiON and plasma oxynitride interfacial layers.</td>
<td>89</td>
</tr>
</tbody>
</table>
## LIST OF FIGURES
(Continued)

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.11</td>
<td>$\Delta J_g$ as a function of stress time for DSDS Hf$<em>{0.2}$Zr$</em>{0.8}$O$<em>2$ with SiON and plasma oxynitride interfacial layers, (b) comparison of stress induced flat-band voltage shift ($\Delta V</em>{FB}$) as a function of stress time</td>
<td>89</td>
</tr>
<tr>
<td>5.12</td>
<td>(a) $D_\text{it}$ in the Si band gap for SiON and plasma oxynitride interfacial layer, and (b) change in mid gap $D_\text{it}$ for two different type of interfacial layer</td>
<td>90</td>
</tr>
<tr>
<td>5.13</td>
<td>(a) Current voltage (I-V) characteristics at elevated temperatures, (b) ln($J_g$) as a function of ln($E_{ox}$) in the negative bias region</td>
<td>92</td>
</tr>
<tr>
<td>5.14</td>
<td>(a) Gate leakage current sensed at -0.5V for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$<em>2$ (x=0 and 0.8), (b) ln($J_g$/$E</em>{ox}$) vs 1000/T (Arrhenius plot) for different dielectrics</td>
<td>93</td>
</tr>
<tr>
<td>5.15</td>
<td>(a) $J_g$ as a function of temperature for devices stressed at -2V for 500s, (b) Arrhenius plots for different dielectrics</td>
<td>94</td>
</tr>
<tr>
<td>5.16</td>
<td>Arrhenius plot for SILC activation energy for HfO$<em>2$ and Hf$</em>{0.2}$Zr$_{0.8}$O$_2$ with DSDS and As-Dep processing conditions. Devices were stressed at -2V in the gate injection mode for 500s</td>
<td>97</td>
</tr>
<tr>
<td>6.1</td>
<td>(a) Capacitance voltage characteristics comparison for Lot A(A$_1$, A$_2$, A$_3$), Lot B(B$_1$ and B$_2$) and Lot C (control device) (b) gate voltage (V) vs leakage current density ($J_g$) for different dielectrics for both Lot A, and Lot B with HfAlO$_x$ in layered structure and for the control sample, C with HfO$_2$. PDA temperature was 800$^\circ$C for these dielectrics (a-b). Comparison of C-V and J-V plots for A$_2$(20 Cy HfAlO$_x$)with PDA temperature variation are shown in (c) and (d)</td>
<td>102</td>
</tr>
<tr>
<td>6.2</td>
<td>(a)-(b) Flat-band voltage, $V_{FB}$ and gate leakage current, $J_g$ sensed at -1V+ $V_{FB}$ as a function of EOT for dielectrics annealed at 800$^\circ$C. Comparison for A$_2$ with 20Cy HfAlO$_x$ annealed at 680$^\circ$C, 700$^\circ$C, and 800$^\circ$C in (c)-(d). For possible variation analysis, three devices from each device types are presented (a-d)</td>
<td>104</td>
</tr>
<tr>
<td>Figure</td>
<td>Page</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>Figure 6.3</td>
<td>108</td>
<td></td>
</tr>
<tr>
<td>(a) –(b) Stress induced flat-band voltage shift and SILC as a function of stress time for dielectrics annealed at 800°C. Applied stress voltage in the gate injection mode was varied in the range -2.18V to -2.57V according to EOT and $V_{FB}$ variation to have equal stress field across all dielectrics. Evolution of $\Delta V_{FB}$ and SILC as a function of time for $A_2$ annealed at 680°C, 700°C, and 800°C in (c)-(d)………………………………………</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Figure 6.4</td>
<td>113</td>
<td></td>
</tr>
<tr>
<td>Weibull plot of charge to breakdown, $Q_{BD}$ for devices with Al incorporation in HfO$_2$. Inset shows Weibull plot for $A_2$ with different annealing temperatures………………………………………………………….</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
CHAPTER 1
INTRODUCTION, MOTIVATION AND OBJECTIVES

1.1 Introduction
According to the International Technology Roadmap for Semiconductor (ITRS) 2013 updates [1], many physical dimensions of transistors are expected to be crossing the 10 nm threshold in the years 2020-2025. Continuous device scaling leads to a decrease in cost per function of technology and improves the economic productivity and the quality of life through proliferation of computers, communication, and other industrial and consumer electronics. With the scaling of devices below the 45 nm technology node, high-κ gate dielectric materials emerged as a replacement of SiO$_2$ in the high performance (HP) logic family and low standby power (LSTP) logic family [2]. HfO$_2$ based dielectric materials have been considered as the most promising alternative of SiO$_2$ in the CMOS technology because of their quality superior to other high-κ dielectrics considering CMOS compatibility, higher dielectric constant, suitable band offset with Si, and good thermal stability with Si [2-3].

Although research on the high-κ (HK)/metal gate (MG) started in mid 90s, the first successful use of HfO$_2$ as a dielectric in the high volume manufacturing industry emerged in early 2007 by Intel in the 2007 processor series codenamed Penryn [4]. Research on HK/MG is continuing to scale the equivalent oxide thickness (EOT) to sub 0.7 nm as well to have better quality dielectrics [1-3]. Improvement came in the deposition process and treatment during and after the deposition of gate stacks [5-16]. Further investigations were
carried out with incorporating other materials like Zr or Al into HfO$_2$ in order to foster device scaling and their performance enhancement [17-34].

Recently, various interleaved treatments in the ALD deposition process of Hf-based high-k dielectrics have attracted tremendous attention in order to enhance the quality of dielectrics for CMOS technology [5-11]. Multiple deposition and annealing was reported to be beneficial for better film properties and enhanced device performance as compared to a single post deposition annealing (PDA) [12-16]. The addition of Zr in HfO$_2$ was also shown to be beneficial for better EOT downscaling by several reports [17-21]. Recently, Clark et al. [11] observed that the use of a cyclical deposition and annealing technique, DADA, during the ALD HfO$_2$ deposition could result in a better EOT downscaling with one order of magnitude reduction in the gate leakage current as compared to the PDA HfO$_2$. The same DADA process was also extended to Hf$_{1-x}$Zr$_x$O$_2$ [35], which showed that this process can result a tetragonal (111) fiber texture for Hf$_{1-x}$Zr$_x$O$_2$ with more than 50% Zr addition in HfO$_2$ in contrast to a random orientation in PDA films. It is known that among different crystalline phases of HfO$_2$ and ZrO$_2$, the tetragonal phase offers a higher dielectric constant as compared to the monoclinic phase which is the thermodynamically stable phase for these dielectrics [3, 36]. For PDA Hf$_{1-x}$Zr$_x$O$_2$ films, a partial stabilization of the tetragonal phase was also achieved for around 60% Zr/(Hf+Zr) [36]. It was found that the addition of Zr in HfO$_2$ decreases the grain size, which in turn decreases the driving force for a tetragonal to monoclinic transition [36].

In addition to thermal annealing, interleaved treatment in the ALD deposition process was found to enhance device performance by using room temperature ultraviolet ozone, D$_2$O radical, and remote microwave N$_2$O plasma [5-6,8-10]. Recently, it has been
reported that the poor dielectric characteristics of CVD and ALD grown silicon oxide films can be improved by exposing them to a slot-plane-antenna (SPA) plasma with various gases such as O$_2$/Ar, Ar, O$_2$/He [37-39]. The SPA plasma provides a high-density plasma with low electron temperature, where the radicals diffuse from the plasma generation region to the wafer surface. The SPA plasma is also a very low damage plasma process compared to conventional inductively coupled plasma (ICP) or electron cyclotron resonance (ECR) plasma [39]. It was found that the SPA plasma helps better film densification as well as improved interfacial layer growth [39-40]. This research has utilized cyclic deposition and annealing (DADA), and cyclic deposition and SPA plasma exposure (DSDS) during the ALD Hf$_{1-x}$Zr$_x$O$_2$ deposition process.

Another process of foreign material incorporation in HfO$_2$ is to add Al in HfO$_2$. The incorporation of aluminum into HfO$_2$ by forming (HfO$_2$)$_{1-x}$(Al$_2$O$_3$)$_x$ films [22-31] or HfO$_2$/Al$_2$O$_3$ bi-layers [23, 32-33] was reported to be promising for high-κ on silicon and high mobility substrates. For ALD (HfO$_2$)$_{1-x}$(Al$_2$O$_3$)$_x$ films, Ho et al. (x: 0.25↔0.8) [26], Yu et al. (x: 0.15↔0.33) [27], and Wilk et al. (x: 0.5 and 0.75) [28] demonstrated a significant increase in the amorphous to polycrystalline transition temperature when aluminum was incorporated into HfO$_2$. This characteristic, in turn, helps to eliminate electrical and mass transport along the grain boundaries. Also, Park et al. [25] demonstrated an ALD Hf aluminate film with (002) oriented tetragonal phase stabilization with increased dielectric constant by the addition of Al$_2$O$_3$ into HfO$_2$. Recently, Tapily et al. [34] reported a mixed structure of tetragonal and monoclinic phase formation for ALD Hf$_{1-x}$Al$_x$O$_y$ (x=0 to 0.25) with 2Å lower EOT and one order of magnitude reduced gate leakage current. Reductions in oxygen vacancy and in carbon in the film were also
observed for HfAlO$_x$ films [30, 41]. For HfO$_2$/Al$_2$O$_3$ bilayer structures, Cho et al. [32], and Nishimura et al. [33] showed an improved thermal stability for dielectrics annealed up to 900°C. A comparative study showed that incorporation of Al in the alloy form provides a better EOT downscaling potential with a reduced gate leakage current as compared to the bilayer form [23]. However, Al diffusion after annealing can introduce fixed charges near the Si/SiO interface [42]. Also, an increased Al incorporation can shift flat-band voltage by forming a dipole layer at high-κ/SiO$_x$ interface [43-45]. Therefore, in order to get good control on the device threshold voltage for highly scaled transistors, an extremely low Al incorporation is desirable.

Reliability is a critical concern for high-κ dielectrics in order to integrate them into mainstream commercial integrated circuits. Gate stack reliability can be evaluated by understanding the charge trapping behavior of the dielectric and its response to the electrical stress [46-51]. Stress induced flat-band voltage shifts [49, 52] and stress-induced leakage currents (SILC) [53-54] demonstrate the robustness of these films. HfO$_2$ has been widely studied for its reliability under different stress conditions [46-55]. HfO$_2$ emerged as an early favorite because of its slightly higher band gap and comparatively better thermal stability as compared to ZrO$_2$ [3]. As devices are now fabricated with an intentionally grown interfacial layer [1-3], ALD Hf$_{1-x}$Zr$_x$O$_2$ can be considered as an alternative of HfO$_2$ for next generation CMOS devices. Also, PDA Hf$_{1-x}$Zr$_x$O$_2$ showed reduced $V_T$ shift, lower C-V hysteresis, and higher time to failure as compared to HfO$_2$ [17, 21, 56]. As the cyclic SPA plasma treatment (DSDS), and the cyclic thermal annealing (DADA) are promising, impact of these intermediate treatment on the reliability of ALD HfO$_2$ and Hf$_{1-x}$Zr$_x$O$_2$ needs to be analyzed in detail. Although HfAlO$_x$ has been studied with both (HfO$_2$)$_{1-x}$(Al$_2$O$_3$)$_x$
alloy structures and HfO$_2$/Al$_2$O$_3$ bilayer structures, they did not meet reliability challenges because of comparatively higher Al (more than 6% Al) incorporation in HfO$_2$ [23-24, 57-58]. For Al incorporated HfO$_2$, Samanta et al. [57] studied electrical stress induced charge carrier generation/trapping related degradation of HfAlO$_x$/SiO$_2$ for 1:1 weight ratio of HfO$_2$-Al$_2$O$_3$ incorporated in the high-κ/metal gate structure. Intrinsic time zero dielectric breakdown characteristics of HfAlO$_x$ alloys (Al% ranged from 8 to 78%) for metal-insulator-metal (MIM) capacitors were also studied [58]. But these studies did not address the impact of Al incorporation on either the dielectric/metal gate interface or on the Si/SiO$_x$ interface for the high-κ/metal gate devices in CMOS technology. A detailed study of the reliability for the high-κ/metal gate with a variation in Al concentration near the high-κ/metal gate interface and the Si/SiO$_x$ interface is, therefore, required. Additionally, since the standard thermal process required for source/drain activation in CMOS devices can be as high as 1000$^0$C [59], a post deposition annealing temperature variation can also impact the dielectric.

Since Zr or Al incorporation in HfO$_2$ and interleaved treatment processes are promising, the reliability of these dielectrics needs to be investigated. The knowledge of stress induced defects, defect activation energy, and charge to breakdown can improve the understanding of their effects on device reliability. Also, it is known that even though the EOT is successfully scaled in some processes, the performance of the MOS device strongly depends on the quality of the interface between the silicon substrate and the interfacial layer [60-64]. In addition, the process-induced interface traps also significantly influence the long term reliability of the devices. Interface traps, the result of a structural imperfection, act as generation/recombination centers with an energy distribution
throughout the silicon band gap. When the device is in operation, electrons or holes occupy interface traps and contribute to the threshold voltage shift. They also contribute to leakage current, low-frequency noise, reduced mobility, drain current, and transconductance [60].

It was found that under the NBTI stress, the density of generated traps is higher in the proximity of the interfacial layer [61]. Minimizing the interface state degradation due to the electrical stress during device operation is considered a critical task for the semiconductor industry [62-64]. Density of interface states, $D_{it}$ versus energy, $E$, at the Si/IL interface provides a comprehensive understanding of the impact of various process conditions on interface defects. Also, an understanding of the impact of electrical stress on interface state generation for these dielectrics will help their integration in future CMOS technology.

1.2 Motivation and Approach

In order to integrate new materials and processes to the emerging technology generations, they needs to be tested for quality and reliability. The reliability of high-$\kappa$ gate dielectric stack is influenced by both the high-$\kappa$ layer and the SiO$_2$ like interfacial layer which forms either spontaneously or intentionally in order to maintain a sufficient carrier mobility and to facilitate the growth of the high-$\kappa$ layer. The dielectric deposition process and treatments have significant influence on the dielectric constant and thickness of both layers, as oxygen vacancies and oxygen diffusion to the interface from the high-$\kappa$ layer vary under different conditions [65]. Also, control of the interface state density, $D_{it}$ is another reliability challenge for alternative high-$\kappa$ dielectrics, which strongly depends on processing conditions [60-64]. The impact of the SPA plasma treatment during the
deposition of ALD $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ on the interfacial layer or at the interface has not been thoroughly investigated yet. The impact of incorporated Al on Si/SiO$_x$ interface needs to be addressed in detail. It was found that electron trapping is comparatively higher in HK/MG stacks due to the presence of more oxygen vacancy defects [55]. Stress induced flat-band voltage shift, SILC, and $\Delta D_{it}$ can provide the important reliability information for high-$\kappa$ dielectrics deposited with advanced processing. Under the electrical stress, the defect activation energy varies with different processing conditions [66-67]. High temperature measurements can help to understand the evolution of the defect level with the processing condition variation [66-68]. With the thinning of dielectric stacks, the time dependent dielectric breakdown (TDDDB) becomes a vital reliability issue, as an increased gate leakage current degrades the TDDDB reliability [55].

Even though Zr and Al incorporated dielectrics with advanced processing showed potential towards the EOT downscaling, their reliability needs to be investigated. Also, the reliability of dielectrics with intermediate treatments such as the cyclic SPA plasma exposure, or the cyclic thermal annealing needs to be analyzed in detail to evaluate the impact of these intermediate treatments. Therefore, this research attempts to find the effect of Zr and Al incorporation into Hf based high-$\kappa$ dielectrics and the effects of intermediate treatments during the deposition process on the reliability of these dielectrics which would help its integration in future CMOS technologies.

To understand the impact of Zr addition, ALD $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ with $x=0, 0.31, \text{and } 0.8$ were deposited in nMOS capacitor with SiON interfacial layer and TiN metal gate. One set of dielectrics were subjected to the cyclic deposition and annealing termed as DADA and other set of dielectrics were subjected to the cyclic deposition and SPA Ar plasma exposure
termed as DSDS process. The control samples were deposited by standard as-deposition process. Using two different type of interfacial layers, (i) chemically grown oxide followed by radical flow nitridation (Chemox+RFN) and (ii) plasma oxynitride grown after removing chemically grown oxide (COR+SPAON), the influence of the intermediate plasma treatment on the interfacial layer was further investigated.

To incorporate extremely low percentage of Al in HfO$_2$, ALD HfAlO$_x$ was deposited in a layered structure along with ALD HfO$_2$. Two different lots, Lot A with HfAlO$_x$ as the top layer in a bilayer structure, and Lot B with HfAlO$_x$ as the intermediate layer sandwiched between two HfO$_2$ layers were studied along with the control sample C without any HfAlO$_x$ layer. In this process, Al/(Al+Hf)% in the range <1% to ~7% was obtained. Al concentration variation near the metal gate/high-k interface and near the Si/SiO$_2$ interface was obtained by changing the location and thickness of ALD HfAlO$_x$ layer in a multilayered gate stack.

The reliability of these dielectrics were evaluated by subjecting them to a constant voltage stress in the gate injection mode. The applied stress voltage was modified according to the variation in EOT and flat-band voltage to have an equal field across all dielectrics. The impact of stress on the flat-band voltage, the leakage current, and the interface stress density was analyzed for different processing conditions for Zr or Al incorporated HfO$_2$. Also dielectrics were subjected to TDDB stress in the gate injection mode.
1.3 Objectives

Maintaining the quality and the reliability of dielectric materials is a critical task. Capacitance voltage (C-V) and current voltage (I-V) measurements are commonly used in studying the gate oxide quality in detail. Typically high frequency C-V characteristics are used to extract the EOT and the flat-band voltage \( V_{FB} \). These parameters along with the leakage current can be compared to understand the impact of Zr and Al incorporation in HfO\(_2\) as well as variation in dielectrics processing conditions. For n-channel MOS capacitors with high-\(k\)/metal gate stacks, typical reliability study includes the stress induced flat-band voltage shift \( \Delta V_{FB} \) [52-53, 60-61, 69], the stress induced leakage current (SILC) [52-55], the stress induced interface state generation \( \Delta D_{it} \) [54, 70-73], and the time dependent dielectric breakdown (TDDB) analysis [74-76]. A brief description of the objective of this research is listed here.

1. To critically and comprehensively examine the effect of Zr and Al incorporation on the dielectric constant and trap density for ALD HfO\(_2\) based high-\(k\) dielectric materials.

2. To investigate the effect of cyclic SPA plasma treatment (DSDS) and cyclic deposition and annealing (DADA), on equivalent oxide thickness, flat-band voltage, gate leakage current, and interface state density for ALD Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with different Zr/(Hf+Zr) percentages.

3. To analyze the reliability characteristics of the dielectrics by comparing stress induced flat-band voltage shift \( \Delta V_{FB} \), stress induced leakage current (SILC), stress induced interface state generation \( \Delta D_{it} \), and time dependent dielectric breakdown (TDDB) for different devices with addition of Zr and variation in processing conditions.

4. To observe the impact of Al on high-\(k\)/metal gate and Si/SiO\(_2\) interface by modulating the thickness and location of ALD HfAlO\(_x\) layer in a multi layered gate stack to incorporate extremely low percentage of Al in HfO\(_2\).

5. To determine the effect of Al concentration and distribution variation in the dielectric stack on the reliability.

6. To observe the impact of annealing temperature variation on the reliability of dielectrics with Al doped HfO\(_2\).
To probe the effect of Zr and Al incorporation on the interfacial layer and interface state density for different processing conditions.

To understand the statistical distribution of defects and traps in the dielectrics.

1.4 Dissertation Organization

Chapter 2 discusses the state of the art high-κ gate dielectrics for CMOS technology with addition of Zr and Al in ALD HfO$_2$ based dielectric materials. Recent work involving intermediate treatments and different processing conditions in the deposition process have been briefly discussed from the literature.

The fabrication process for Zr or Al incorporated MOS devices with the TiN metal gate on the p-Si substrate used in the present work has been described in Chapter 3. Details of physical characterization results and electrical characterization techniques are also discussed here. The origin of defects and the reliability study for high-κ/metal gate devices focusing on constant voltage stress and time dependent dielectric breakdown have been also discussed.

Comparison of Electrical characteristics for Zr incorporated HfO$_2$ are presented in Chapter 4. Results from capacitance voltage (C-V) and current voltage (I-V) measurements have been analyzed in detail. For different dielectrics, evolution of the EOT, the flat-band voltage, the leakage current density, and the interface state density have been evaluated and explained along with their physical properties explained in Chapter 4.

Chapter 5 deals with effects of the Zr addition in HfO$_2$ on the reliability of metal gate/high-κ/IL based gate stacks at room temperature. Effects of the intermediate thermal annealing and the intermediate SPA plasma on the reliability of Zr incorporated dielectrics
have been discussed by observing the stress induced flat-band voltage shift, the stress induced leakage current, the time dependent dielectric breakdown and the stress induced interface state generation at room temperature. Also, Defect levels extracted from I-V measurements at elevated temperatures have been discussed. Reliability characteristics for ALD Hf$_{1-x}$Zr$_x$O$_2$ with the intermediate SPA plasma treatment have been analyzed for $x=0$, 0.31, and 0.8 in detail. Furthermore, the impact of the quality of interfacial layer has been discussed for the cyclic SPA plasma treated Hf$_{0.2}$Zr$_{0.8}$O$_2$.

Chapter 6 talks about the effects of Al addition in HfO$_2$ on the reliability of TiN/HfAlO$_x$/HfO$_2$/IL/p-Si and TiN/HfO$_2$/HfAlO$_x$/HfO$_2$/IL/p-Si for the variation in Al concentration. The effect of HfAlO$_x$ thickness variation on the stress induced flat-band voltage shift, the stress induced leakage current, the time dependent dielectric breakdown, and the stress induced interface state generation have been discussed for both structures. Also, the impact of PDA temperature variation on the reliability has been discussed for one set of dielectrics.

Chapter 7 gives a summary of this research and an outline of the future work.
CHAPTER 2

HfO$_2$ BASED HIGH-K DIELECTRICS WITH ADVANCED PROCESSING: CURRENT STATUS

2.1 Introduction

Modern microprocessors used in today’s world consist of hundreds of millions of Metal–Oxide Semiconductor Filed Effect Transistors (MOSFET). Although this type of transistor was proposed in 1928 by J. E. Lilienfield [77], early attempts to realize it in various semiconductor materials were unsuccessful due to the presence of a large amount of surface states at the interface between the semiconductor and the overlying insulator. The first realization of the FET structure came in 1960 by D. Kahng [78]. The early FET was made by using the interface between silicon (Si) and its native oxide silicon dioxide (SiO$_2$) [78]. Amorphous SiO$_2$ has a dielectric constant, $\kappa = 3.9$ and has very good insulating property including large band gap ($E_g = 9$ eV) and large valence band and conduction band offsets with Si along with a low density of intrinsic defects. SiO$_2$ can be grown thermally on Si with excellent control of the thickness and uniformity. Also, Si/SiO$_2$ interface defect centers can be efficiently passivated after post metallization anneals in a hydrogen containing ambient. Past few decades witnessed a continuous improvement in the performance and speed of integrated circuits with the advent of Complementary Metal Oxide Metal-Oxide Silicon (CMOS) technology in the semiconductor industry. According to the Moor’s law of scaling [79], the number of devices on an integrated circuit increases exponentially, doubling over two or three year period which requires the supply voltage, the channel length, and the physical thickness of the dielectrics to be scaled down accordingly. Apart from a better performance and higher speed, device scaling minimizes
cost of integration at the same time [80]. According to the International Technology Roadmap for Semiconductor (ITRS) specifications [1], future generation MOSFET for both high performance logic application and low operating power logic applications will have the equivalent oxide thickness (EOT) below 1 nm. However, scaling SiO$_2$ beyond 1 nm increases the gate leakage current significantly due to quantum mechanical tunneling. Also, SiO$_2$ losses bulk electronic properties when it becomes thinner than around 0.7 nm [81]. Moreover, reliability is a critical issue as reduction of physical thickness allows large amount of defect generation in the dielectric and the interface due to a higher leakage current. Consequently, dielectrics go to early breakdown resulting in the failure of the devices [82-86]. Hence, the earlier motivation for the use of high-κ dielectrics was to simply reduce the gate leakage current while using thicker oxide for the same oxide capacitance. The successful integration of high-κ dielectrics in CMOS industry became possible after numerous research on potential high-κ dielectric materials. For example, some dielectrics showed higher flat-band voltage shift due to the presence of uncompensated charge or dipoles. Some other dielectrics were found to be unstable with Si substrate [2]. Therefore, in order to be qualified for use in CMOS technology, high-κ dielectric materials need to meet certain requirements.

### 2.2 Selection Criteria of High-κ Dielectric Materials

To maximize the performance and efficiency of devices with high–κ dielectric material in advanced CMOS technologies, apart from higher dielectric constant, the potential material should satisfy the following requirements [87]:

- good thermal stability in contact with Si, so that the material does not form silicide layers and thick layer of interfacial SiO$_x$;
- low intrinsic defect density in the bulk and interface;
- large barrier height and band offsets with Si and consequently reduced gate leakage current;
- allows high carrier mobility in the channel;
- good reliability;
- compatibility with CMOS processing.

**Figure 2.1** (a) Optical band gap vs dielectric constant (k) of candidate gate dielectrics, and (b) Band offset with Si valence band (VB) and conduction band (CB) as a function of dielectric constant for candidate gate dielectrics.  
*Source: [3].*

Figure 2.1 shows the relation between optical band gap (Figure 2.1(a)) , band offset (Figure 2.1 (b)) as a function of dielectric constant for candidate dielectric materials to replace SiO$_2$. Among various candidates, HfO$_2$ and ZrO$_2$ were considered as potential replacement of SiO$_2$ because they have high dielectric constant (~25-30 which is ~6-7 times of SiO$_2$), energy band gap of around 5.8 eV with band offsets greater than 1 eV [2-3]. In case of HfO$_2$, the free energy of reaction with Si is about 47.6 Kcal/mol at 720°C making it more stable material on Si substrate in comparison to other high-$\kappa$ dielectrics.
Also, the silicide of Hf can be easily oxidized to form HfO$_2$ \cite{88}. All these properties of HfO$_2$ make it an attractive alternative for SiO$_2$.

### 2.3 Alloying HfO$_2$ and ZrO$_2$

HfO$_2$ and ZrO$_2$ have been investigated extensively as possible alternatives to SiO$_2$-based options due to their relatively higher dielectric constants and larger band gap \cite{87, 89-90}. Zr and Hf both are in group IV in the periodic table and are considered to be the two most similar elements in the periodic table.

![Temperature-composition phase diagram of HfO$_2$-ZrO$_2$. Source: \cite{17}.](image)

**Figure 2.2** Temperature-composition phase diagram of HfO$_2$-ZrO$_2$. Source: \cite{17}.

HfO$_2$ and ZrO$_2$ are have similar properties and completely miscible in solid state \cite{17} as shown in Figure 2.2. The different crystalline phases of HfO$_2$ and ZrO$_2$ are cubic, tetragonal, orthorhombic and monoclinic. The monoclinic phase is thermodynamically the most stable phase for both ZrO$_2$ and HfO$_2$ in bulk form, but possesses the lowest $\kappa$ value.
The amorphous phase also exhibits a similar $\kappa$ value as the monoclinic phase [91]. For both ZrO$_2$ and HfO$_2$ the cubic phase has a higher $\kappa$ value than monoclinic while the tetragonal phase has the highest $\kappa$ value due to the lower phonon frequencies and higher effective charges [91]. When HfO$_2$ and ZrO$_2$ are grown on Si substrate, it was found that, ZrO$_2$ has a slightly higher tendency to form silicide as compared to HfO$_2$ [92-93]. For this reason, HfO$_2$ has been preferred in the high volume manufacturing industry [92-93]. However, the use of metal gate and an intentionally grown SiO$_2$ rich interfacial layer (IL) in modern CMOS devices has minimized the risk of silicide formation for dielectrics with ZrO$_2$ [94]. Therefore, the use of ZrO$_2$ can be advantageous for the EOT downscaling as ZrO$_2$ has higher dielectric constant than HfO$_2$, while both of them have similar band offsets with Si [3]. Tetragonal stabilization of HfO$_2$ by the addition of ZrO$_2$ was reported by several groups [17-20, 95].

![Figure 2.3 XRD (left) and ATR-FTIR (right) spectra for HfZrO with various compositions. The inset shows the volume fraction of monoclinic phase decreases with increase in Zr fraction. Source: [95].](image-url)
Figure 2.3 shows the X-ray diffraction (XRD) pattern (left) and the attenuation total reflection Fourier transform infrared (ATR-FTIR) measurement results (right) for the HfZrO alloy with different Hf/Zr ratio [95]. The observed results in Figure 2.3 clearly shows the stabilization of higher-κ tetragonal phase with addition of ZrO$_2$ into HfO$_2$.

In addition of higher -κ crystalline structure formation, improved reliability of ALD Hf$_{1-x}$Zr$_x$O$_2$ dielectrics as compared to HfO$_2$ is also reported [17-21, 56]. It was also found that addition of Zr to HfO$_2$ can reduce the thickness of the dielectric layer by limiting the interfacial layer regrowth [17, 35]. Consequently, Zr addition into HfO$_2$ contributes toward a lower EOT value.

![Figure 2.3](image)

**Figure 2.3** Typical C-V plot for Hf$_{1-x}$Zr$_x$O$_2$ for different Zr/(Hf+Zr) content. Inset shows the magnified C-V plot to demonstrate the relationship between EOT and Zr content.  
*Source: [21]*

Figure 2.4 shows typical capacitance voltage characteristics for ALD Hf$_{1-x}$Zr$_x$O$_2$ deposited by using HfCl$_4$, ZrCl$_4$, and H$_2$O precursors on in situ steam grown SiO$_2$/Si.
interface [21] and annealed in nitrogen ambient at 1050°C. Inset in Figure 2.4 shows an increase in $C_{ox}$ or decrease in EOT with increase in Zr percentage.

Figure 2.5 shows the comparison of gate leakage current density for Hf$_{1-x}$Zr$_x$O$_2$ with different Zr/(Hf+Zr) content from ref. [21]. A slight increase in $J_g$ with increasing Zr content reveals that Zr incorporation into HfO$_2$ modifies the band gap and the band offset, as ZrO$_2$ has comparatively a lower value of the band gap and the conduction band offset with Si [2-3].

**Figure 2.5** Comparison of gate leakage current for Hf$_{1-x}$Zr$_x$O$_2$ with different Zr/(Hf+Zr) content.
*Source: [21]*
Figure 2.6 $I_d$-$V_d$ characteristics of HfO$_2$ and HfZrO$_x$ NMOSFET (W/L=10um x 10um). Devices were fabricated with Ta$_x$C$_y$ gate dielectrics were annealed in N$_2$ ambient at 1000°C.

Source: [17].

Figure 2.6 shows that, the addition of Zr into HfO$_2$ leads to an enhanced drain current at the same gate voltage overdrive [17]. Also the HfZrO$_x$ films showed much reduced SILC, %$G_m$ degradation and %SS degradation compared to HfO$_2$ controls in that study.

Figure 2.7 (a) shows the normalized PBTI $V_t$ shift and Figure 2.7 (b) shows the hysteresis of Hf$_{1-x}$Zr$_x$O$_2$ with different Zr content. Decrease in both threshold voltage shift and hysteresis were observed for devices with higher Zr content which suggest the reduction in trap generation with the addition of Zr in HfO$_2$ [21]. Figure 2.8 shows the comparison of charge pumping current for NMOSFET with HfO$_2$ and HfZrO$_x$ [17]. The observed result shows ~15% lower $D_{it}$ for HfZrO$_x$ as compared to HfO$_2$. HfZrO$_x$ also showed lower $D_{it}$ generation due to stress at 1.8V for 1000s.
Figure 2.7 (a) Normalized PBTI $V_t$ shift and (b) Hysteresis of TiN/ Hf$_{1-x}$Zr$_x$O$_2$/SiO$_2$ nMOSFET with different ZrO$_2$ concentrations. ALD Hf$_{1-x}$Zr$_x$O$_2$ deposited by using HfCl$_4$, ZrCl$_4$, and H$_2$O precursors on in situ steam grown SiO$_2$/Si interface.

Source: [21].

Figure 2.8 Charge pumping current, $I_{cp}$ as a function of base voltage for HfO$_2$ and HfZrO$_x$ NMOSFET before (solid line) and after stress at 1.8 V for 1000s (dashed line).

Source: [17].
2.4 Intermediate Treatment in High-κ Dielectric Deposition

High-κ dielectrics deposited with various intermediate treatments were shown to be beneficial in several reports [5-15, 96-100]. Multiple deposition and annealing of HfO₂ film deposited with metal oxide chemical vapor deposition (MOCVD) was reported by Yeo et al. [96] (700°C anneal) and Ishikawa et al. [14] (750–950°C anneal). Compared to other processes, the atomic layer deposition (ALD) process provides an excellent thickness control, a better conformity, and a low temperature deposition for Hf₁₋ₓZrₓO₂ [15, 97]. The ALD film is grown through sequential saturated surface reactions and each ALD cycle deposits a fixed amount, most often a part of a monolayer of the film on the surface [98]. Performance benefits of the intermediate thermal treatment were also reported for the ALD grown dielectrics. Nabatame et al. [12] have demonstrated a device performance benefit from performing an in-situ annealing (650°C) after each ALD cycle during the growth of HfAlOₓ films, deposited using an Hf-alkylamide precursor. Delabie et al. [10] also reported that intermediate thermal treatments (420–500°C), applied to the HfCl₄/H₂O process, led to a significant reduction in in-film Cl content, whereas a PDA treatment led to no Cl reduction. Clark et al. [11] observed almost ten-fold reduction in gate leakage current using HfO₂ gate oxide with multiple intermediate thermal treatments as compared to a single post deposition annealing.

Apart from thermal treatment, an interleaved treatment in the ALD deposition process by using room temperature ultraviolet ozone [5-7], D₂O radical [8-9], and remote microwave N₂O plasma [10] were reported to enhance the device performance.
2.5 Slot Plane Antenna (SPA) Plasma

The slot plane antenna (SPA) plasma system can provide a large diameter plasma as required by 300 mm wafer fabrication process. Although conventional plasma sources, such as electron cyclotron resonance (ECR) plasma, helicon plasma, and inductively coupled plasma (ICP) can provide plasma with sufficiently low electron temperature in the wafer region, the damage caused by these conventional plasma sources are significant considering the strict requirement of integrated circuit processing. SPA plasma on the other hand cause very little damage to the wafer, can handle high power and operate in the overdense regime. Radicals diffuse from the plasma generation region to the wafer surface in SPA plasma process [101].

Figure 2.9 A typical slot plane antenna (SPA) plasma system.

Figure 2.9 shows a slot plane antenna (SPA) plasma system. Some important features of SPA plasma are:

- high density ($\sim 10^{12} \text{ /cm}^3$);
- low electron temperature (0.7 $\sim$ 1.5eV);
- wide process window (7~1000Pa);
- optional bias to accelerate ions.

The planar antenna structure of SPA plasma system is advantageous in realizing a compact apparatus for semiconductor processing. There are several reports showing performance improvement achieved by using SPA plasma in dielectric processing. Nagata et al. [37] demonstrated that SPA plasma (Ar/O₂) treatment results in better densification of CVD SiO₂. Kobayashi et al. [40] used SPA radical oxidation to produce improved GeO₂ interfacial layer growth with no substrate orientation dependence. Decrease in gate leakage current and trap density due to SPA plasma exposure was also reported by Kawase et al. [38]. Tanimura et al. [39] reported reliability enhancement of ALD SiO₂ by exposing it to SPA plasma. In this work, we employed an interleaved treatment in the ALD Hf₁ₓZrₓO₂ deposition process by using Ar plasma in the SPA system in a cyclical deposition and plasma treatment process, termed as DSDS. Unlike N₂O or ultraviolet ozone, SPA Ar plasma does not induce interfacial oxide growth that limits scaling potentials of such processes [5-7, 10].

### 2.6 Al Incorporation into HfO₂

Scaling below 22 nm technology node requires gate dielectric materials with properties superior to those of conventional high-κ materials. Al₂O₃ has been used to improve the thermal stability of high-κ HfO₂ films [26-27]. It was found that Al incorporation into HfO₂ results in an increase in transition temperature from amorphous to polycrystalline state [22, 26-29, 34]. HfO₂ has comparatively lower crystallization temperature than Al₂O₃ [22, 27]. Therefore, HfO₂ allows lower thermal budget after its deposition, as polycrystalline grain
boundary induced leakage current and lateral nonuniformity increases after PDA at high temperature [22, 27].

2.6.1 HfAlO\textsubscript{x} Alloy Structures

Figure 2.10 shows the effect of Al incorporation in HfO\textsubscript{2} on the crystallization temperature [34]. It was found that HfO\textsubscript{2} starts to crystallize at around 680°C, while Hf\textsubscript{1-x}Al\textsubscript{x}O\textsubscript{y} with 25% Al/(Al+Hf) starts to crystallize at around 1000°C. It was found that Al acts as a network modifier and stabilizes the amorphous phase of the metal oxides [22]. In addition, enhancement in the dielectric constant of ALD HfO\textsubscript{2} due to Al incorporation by inserting few Al-O ALD cycles in the ALD process was also reported [25, 34].

![Figure 2.10 Crystallization temperature of Hf\textsubscript{1-x}Al\textsubscript{x}O\textsubscript{y} as a function of Al/(Al+Hf)% in the dielectrics. Inset shows XRD plot at the on set of crystallization for Hf\textsubscript{1-x}Al\textsubscript{x}O\textsubscript{y} with x=0.09. Source: [34].](image-url)
Figure 2.11  Synchronous grazing in plane X ray diffraction pattern for (a) as deposited ALD Hf$_{1-x}$Al$_x$O$_y$, (b) annealed ALD Hf$_{1-x}$Al$_x$O$_y$ as a function of Al/(Al+Hf)\%.

Source: [34].

Figure 2.11 shows that ALD Hf$_{1-x}$Al$_x$O$_y$ after annealing have peak position shift toward a larger 2θ value in the XRD pattern with the addition of Al. The shift in the peak is revealed to be due to the tetragonal crystalline phase formation with the addition of Al into HfO$_2$ [34]. HfO$_2$ without any Al content showed peaks due to the monoclinic phase in the XRD pattern in Figure 2.11. In other words, the addition of Al into HfO$_2$ increases the dielectric constant after annealing by stabilizing the tetragonal phase [25, 34].

Also, the incorporation of Al into HfO$_2$ was found to limit the interfacial SiO$_x$ regrowth by suppressing the oxygen diffusion down to the interface [102]. Therefore, the addition of Al into HfO$_2$ further helps the EOT downscaling by limiting the low -κ SiO$_x$ layer growth [22-23]. In addition, a reduced gate leakage current, a lower hysteresis value and an improvement in interface property were also observed for Al doped HfO$_2$ [22-23, 29, 34].
2.6.2 Al₂O₃/HfO₂ Bilayer Structures

In addition of getting better thermal stability by Al incorporation in the form of HfAlO₅ alloy, benefits from Al incorporation in the form of Al₂O₃/HfO₂ stack structure were also reported [23, 32-33, 103]. Chiou et al. [23] compared the thermal stability of gate dielectrics for ALD HfO₂, HfAlO₅ alloy, and Al₂O₃/HfO₂ bilayer stack on a p-type Si (100) substrate in relation to their structural and electrical properties. In comparison to ALD HfO₂ and Al₂O₃/HfO₂ bilayer stack, HfAlO₅ alloy showed the superior characteristics in terms of the gate leakage current reduction and the EOT downscaling ability as well as a reduced interface state density [23]. It was found that bond structure variation in the stack form and in the alloy form is responsible for better performance in case of ALD HfAlO₅ alloy as compared to others.

![Figure 2.12](image.png)

Figure 2.12 The XPS Hf 4f spectra of pure HfO₂, HfAlO₅ alloy, and Al₂O₃/HfO₂ stack, respectively, after 500°C RTA PDA for 30 s in N₂ atmosphere. All samples were deposited with total 40 ALD cycles. Both HfAlO₅ and Al₂O₃/HfO₂ were deposited with 26 ALD cycles for HfO₂ deposition and 14 ALD cycles for Al₂O₃ deposition. Source: [23].
Figure 2.12 shows the XPS spectra of Hf 4f core levels [23]. The peak position of Hf 4f in HfAlO$_x$ sample shifts to a higher binding energy compared to that in HfO$_2$ and Al$_2$O$_3$/HfO$_2$ samples, which suggests the formation of a Hf-O-Al bond in the PDA HfAlO$_x$ film [23], as Hf is more ionic than Al in the HfAlO$_x$ matrix [104]. Also, it was observed that the HfO$_2$ film began to crystallize around 600°C, but the HfO$_2$ sub layer in the Al$_2$O$_3$/HfO$_2$ stack became crystallized around 700°C. The HfAlO$_x$ alloy on the other hand remained amorphous even after a rapid thermal annealing (RTA) in N$_2$ atmosphere at 1000°C for 30s [23]. Figure 2.13 shows the ratio of XPS Si 2p core-level spectra intensity in a p-Si substrate and in the interfacial layer (IL) grown after PDA at different temperatures [23]. It was found that the growth of IL to form SiO$_x$ (x ≤ 2) is less for HfAlO$_x$ thin films as compared to HfO$_2$ and HfO$_2$/Al$_2$O$_3$ bi-layer films. Thinner IL growth for HfAlO$_x$ was also observed from transmission electron microscope images [23].

![Figure 2.13](image)

**Figure 2.13** The intensity ratio of $I_{Il}/I_{Si}$ obtained from XPS Si 2p core-level spectra for pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack, respectively, after PDA at different temperatures.  
*Source:* [23].
Figure 2.14 shows the comparison of the EOT for pure HfO₂, HfAlOₓ alloy, and Al₂O₃/HfO₂ stack for different PDA temperatures as observed by Chiou et al. [23]. It was found that HfAlOₓ alloy, and Al₂O₃/HfO₂ stack were able to control the EOT, when high temperature annealing was done in contrast to pure HfO₂, which showed significant increase in the EOT level as the PDA temperature was increased. The increment of the EOT value against the post annealing treatment was the lowest for the HfAlOₓ alloy, followed by Al₂O₃/HfO₂ stack, and the highest was for HfO₂. In addition to improved EOT value for HfAlOₓ alloy, reduction in the interface state density and the gate leakage current density was also reported in the above study due to the Al incorporation into HfO₂. It is known that Al₂O₃ has comparatively a higher band gap and band offset with Si as compared to HfO₂ and thus Al incorporation into HfO₂ can reduce the tunneling leakage current [23].

Figure 2.14 The variation of EOT value of pure HfO₂, HfAlOₓ alloy, and Al₂O₃/HfO₂ stack, respectively, as a function of PDA temperatures. 
Source: [23].
Figure 2.15 The variation of current density at $V_{FB} - 1$ volts as a function of PDA temperatures for pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack on Si, respectively. *Source: [23].*

Figure 2.15 shows the comparison of the leakage current density as a function of the PDA annealing temperature for pure HfO$_2$, HfAlO$_x$ alloy, and Al$_2$O$_3$/HfO$_2$ stack on Si. It was found that the leakage current density increased with the annealing temperature in 500$^\circ$C - 700$^\circ$C range, while 800$^\circ$C PDA resulted decrease in the leakage current density especially for PDA HfO$_2$. The decrease in $J_\phi$ for high temperature PDA was directly related to the thickening of IL at 800$^\circ$C, while increase of the leakage current in 500$^\circ$C - 700$^\circ$C range was attributed to the local enhancement of current emission due to increase in the interface roughness with an increased PDA temperatures [23].
2.6.3 Problems with Excess Al Incorporation

It was observed that Al incorporation into HfO$_2$ shifts the flat-band voltage towards positive direction due to Al diffusion to the interfacial SiO$_x$, which affects fixed charges near the Si/SiO$_x$ interface [42].

![V$_{FB}$ –EOT plots for NiSi/Hf$_x$Al$_{1-x}$O$_y$/terraced SiO$_2$/n-Si p-MOSFETs. All samples were subjected to PDA at 800$^\circ$C and post Si deposition annealing at 1000$^\circ$C. Source: [42].](image)

**Figure 2.16** V$_{FB}$ –EOT plots for NiSi/Hf$_x$Al$_{1-x}$O$_y$/terraced SiO$_2$/n-Si p-MOSFETs. All samples were subjected to PDA at 800$^\circ$C and post Si deposition annealing at 1000$^\circ$C. Source: [42].

Figure 2.16 shows the V$_{FB}$ –EOT plots for the NiSi/Hf$_x$Al$_{1-x}$O$_y$/terraced SiO$_2$/n-Si p-MOSFETs for different Al contents in the Hf$_x$Al$_{1-x}$O$_y$ dielectrics [42]. It was found that the scaling of EOT to a significantly lower value by thinning the interfacial layer results in a flat-band voltage roll-up, which was mainly attributed to the atom-diffusion induced charge formation. Reduction of Interfacial layer thickness helps to change in the co-ordination number of Al$^{3+}$ from six to four. This increases negative fixed charge and consequently a positive flat-band voltage shift is observed for an increased Al incorporation in HfO$_2$. Also, both the annealing temperature and the annealing time were
found to have a significant effect on the charge formation in the dielectric because of the Al diffusion [42]. In addition, more dipole formation in the high-κ/SiOₓ interface is also reported for the Al incorporation into HfO₂ [43-45], which contributes to a positive flat-band voltage shift. However, the effect of Al incorporation into HfO₂ on hole mobility was found to be insignificant at both high and low effective field regions [42].

**Figure 2.17** Dependencies of $V_{th}$ and hole mobility at both 0.3 and 0.7 MV/cm on Al content in HfₓAl₁₋ₓOᵧ for NiSi/HfₓAl₁₋ₓOᵧ/SiO₂(1 nm) / Si p-MOSFETs. The closed circles stand for experimental $V_{th}$ that takes $V_{fb}$ roll-up effects into consideration and the open circles stand for estimated $V_{th}$ that excludes $V_{fb}$ roll-up effects, which have been calculated qualitatively by comparing measured data with fitted linear $V_{FB}$-EOT relationship in Figure 2.16.

*Source: [42]*

Figure 2.17 shows the change in the threshold voltage and the hole mobility for a p-MOSFET with HfₓAl₁₋ₓOᵧ dielectrics. Ota *et al.* [105] also reported that Al incorporation has little effect on the electron mobility, when n-MOSFET with different Al percentage in the dielectrics was investigated. It was found that in case of the Al profiled HfAlOₓ gate stacks, the electron mobility at the higher field was as high as the universal curve and the
influence of Al profiles on the electron mobility was restricted to the low effective field region [105].

2.7 Chapter Summary

This chapter summarizes the recent advancements in Hf based high-κ dielectrics processing conditions. The introduction of Zr into HfO₂ was shown to be promising for EOT downscaling. In addition various intermediate treatments during or after the ALD deposition were found to be beneficial for the dielectric quality enhancement. HfAlOₓ was also studied for different Hf to Al ratio in different structures, but they did not solve reliability issues because of a higher Al percentage. An extremely low Al incorporation is desirable to get good control on the device threshold voltage for highly scaled transistors. Therefore, a systematic investigation of the electrical characteristics and the reliability for these dielectrics is required.
CHAPTER 3
DEVICE FABRICATION, PHYSICAL CHARACTERIZATION, RELIABILITY ISSUES, AND EXPERIMENTAL DETAILS

3.1 Introduction
This chapter describes the details of Zr and Al incorporation in HfO₂ and MOS capacitor fabrication process. Fundamental properties of dielectrics obtained by physical characterization are summarized. Several reliability issues of high-κ dielectrics have been discussed. The electrical characterization techniques performed to study the reliability of the dielectrics are also explained.

3.2 Zr Incorporation in HfO₂ and Intermediate Treatments

3.2.1 Device Fabrication
In this research ALD Hf₁₋ₓZrₓO₂ with x=0, 0.31, and 0.8 have been deposited in the MOS capacitor structure with a TiN metal gate. The ALD depositions were performed in a 300 mm TEL Trias™ cleanroom tool. Details of the fabrication process are explained in detail elsewhere [11, 16, 35]. The starting substrate surface used in this study is a 300 mm p-Si wafer. After initial cleaning, a sacrificial oxide layer was grown and then removed during the pre-gate clean. The pre-gate clean included a rinse with ozone/deionized water that resulted in a SiO₂ interface layer on the order of 0.6-0.8 nm in thickness. The SiO₂ layer was then subjected to a radical flow nitridation (RFN) process that slightly thickens the interfacial layer and results in an approximate 0.7-0.9 nm SiON interfacial layer. The ALD Hf₁₋ₓZrₓO₂ films were grown using tetrakis(ethylmethylamido)hafnium (TEMAH) as the Hf precursor, tetrakis(ethylmethylamido) zirconium (TEMAZ) as the Zr precursor and
H₂O as the oxidant at a deposition temperature of 250°C. The Hf₁₋ₓZrₓO₂ films were deposited by precisely controlling the individual HfO₂ and ZrO₂ ALD cycles contained within each super-cycle of the overall ALD process. For ALD Hf₁₋ₓZrₓO₂ with x= 0.31, the ratio of Hf precursor to Zr precursor was 3:1, while the ratio was 3: 1 for x = 0.8. Experimental splits were performed by varying the intermediate treatment. Some samples were subjected to a dielectric deposition and thermal annealing in a cyclical process called DADA whereas some other samples were subjected to the same dielectric deposition and exposure to Ar plasma in a SPA system [101] in a cyclical process called DSDS. The dielectric in the control samples was deposited without any intermediate step (As-Dep).

**Figure 3.1** (a) Device structure of TiN/Hf₁₋ₓZrₓO₂/SiON/p-Si MOSCAP, (b) dielectric deposition with cyclic deposition and annealing (DADA) cyclic SPA plasma exposure (DSDS).

Figure 3.1 shows the device structure with p-Si substrate, SiON interfacial layer, ALD Hf₁₋ₓZrₓO₂, and TiN metal gate (Figure 3.1(a)) and high-κ Hf₁₋ₓZrₓO₂ deposition.
using intermediate treatments in a cyclical process (Figure 3.1(b)). For the DADA process each deposition and anneal step consisted of a 20 ALD cycles of dielectric deposition followed by a 40 s anneal such that total 40 ALD cycle films were deposited using two deposition and anneal iterations. As-Dep samples did not undergo any annealing or intermediate treatment. The annealing was done in a rapid thermal annealing (RTA) chamber in a N\textsubscript{2} ambient at 800°C attached to the same cluster tool platform as the deposition chamber, thus allowing for in-situ anneal (via vacuum transfer). The DSDS process was also performed in a similar in-situ fashion as the DADA process. DSDS and As-Dep samples were prepared by using 44 ALD cycles. For DSDS Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2}, samples were subjected to an Ar plasma exposure in a SPA plasma system after every 22 ALD cycles. Therefore they were deposited by two iterations of dielectric deposition (22 ALD cycles) and SPA plasma exposure. In addition, DSDS Hf\textsubscript{0.2}Zr\textsubscript{0.8}O\textsubscript{2} was deposited on two different type of interfacial layers: (i) SiON formed by UV nitridation (RFN) of chemically grown SiO\textsubscript{2} and (ii) plasma oxynitride grown after removing chemically grown oxide. All other dielectrics were deposited on the first type. After the high-κ gate oxide deposition, the metal gate was formed by 50nm of CVD TiN at 500°C. The MOSCAPs were then formed by depositing a hard mask, patterning and etching the MOSCAPs and cleaning and stripping the hard mask.

### 3.2.2 Fundamental Properties of Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2} Deposited by Different Processing

HfO\textsubscript{2} and ZrO\textsubscript{2} showed identical growth rate (~0.7Å/cycle) at 250°C. Hf and Zr composition for the different ALD films were measured by X-ray photoelectron spectroscopy (XPS) by using Thermo Fisher Theta Probe™ XPS system. It was
determined from the XPS measurements that ALD Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2} deposited with Hf-precursor to Zr-precursor ratio of 3:1 and 1:3 resulted in x=0.31 and x=0.8 respectively.

Figure 3.2  TEM images for (a) As-Dep HfO\textsubscript{2}, (b) DSDS HfO\textsubscript{2}, and (c) DSDS Hf\textsubscript{0.2}Zr\textsubscript{0.8}O\textsubscript{2}.

Figure 3.2 shows the Transmission Electron Micrograph (TEM) images for As-Deposited HfO\textsubscript{2} (Figure 3.2(a)), DSDS processed HfO\textsubscript{2} (Figure 3.2(b)), and for DSDS Hf\textsubscript{0.2}Zr\textsubscript{0.8}O\textsubscript{2} (Figure 3.2(c)). Both DSDS and As-Deposited dielectrics were found to be amorphous (Figure 3.2 (a-c)). For DADA Hf\textsubscript{0.2}Zr\textsubscript{0.8}O\textsubscript{2}, the structural characterization showed stabilization into the tetragonal phase with a preferred (111) orientation, while DADA HfO\textsubscript{2} showed a monoclinic crystalline structure as shown in Figure 3.3 [35].
Figure 3.3  a) GIIXRD spectra of DADA Hf$_{1-x}$Zr$_x$O$_2$ as a function of Zr% in the dielectrics, b) intensity of monoclinic (110) diffraction peak as a function of Zr/(Zr+Hf)% in the dielectrics.

Source: [35].

Figure 3.4  (a) Dielectric thickness (filled symbols on left scale) and interfacial layer (IL) thickness (open symbols on right scale) for MOSCAPs with DSDS, DADA, and As-Dep HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$. (b) Dielectric thickness (filled symbols on left scale) and interfacial layer (IL) for Hf$_{1-x}$Zr$_x$O$_2$ with x=0, 0.31, and 0.8 for DSDS and As-Dep processing conditions.

High-$\kappa$ film thickness values for different films were measured by X-ray reflectivity (XRR) on an in-line 300 mm fab Rigaku MFM65 system. Interfacial layer
thickness values were estimated by subtracting the XRR thickness from the total thickness measured by spectroscopic ellipsometry (SE). Figure 3.4 (a) compares the dielectric thickness and the IL thickness for devices with HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with As-Dep, DSDS, and DADA processing. Figure 3.4(b) shows the variation in the dielectric thickness and the IL thickness with the variation in Zr content in the dielectrics for the DSDS and the As-Dep processing. It was observed that samples with a higher Zr percentage has lower interfacial layer thickness (Figure 3.4(b)). It is known that a chemically grown oxide has much higher percentage of oxygen deficiency centers [106]. As HfO$_2$ can supply more oxygen to the interfacial layer as compared to ZrO$_2$ because of higher amount of incorporated oxygen in HfO$_2$ [107], the addition of Zr into HfO$_2$ suppress the IL thickness regrowth. In addition, exposure to an intermediate plasma increases the film density by reducing the impurity concentration [39]. Also, plasma suppresses thermal induced oxygen diffusion to the interfacial layer for oxide regrowth [108]. As a result, both the dielectric thickness and the IL thickness reduction are observed for the films subjected to the intermediate plasma (Figure 3.4(b)). The largest decrease in total dielectric thickness and the interfacial layer thickness was, therefore, observed for DSDS Hf$_{1-x}$Zr$_x$O$_2$ (x=0.8). PDA can lead to possible transformation from one phase to another [109-112]. Since no PDA was used for DSDS and As-Dep samples and no crystalline structure was observed by TEM images, possible decrease in the thickness due to a volume variation can be ruled out for DSDS and As-Dep processed devices [109-112]. DADA samples on the other hand, showed the lowest thickness for both the high-k layer and the interfacial layer (Figure 3.4 (a)), which can be attributed to a volume reduction due to a crystalline structure formation. In addition, DADA films were deposited with total 40 ALD cycles in contrast to total 44
ALD cycles employed for DSDS and As-Dep dielectrics, which also contributes to a lower dielectric thickness and IL thickness.

### 3.3 Extremely Low Al Incorporation in HfO$_2$

#### 3.3.1 Device Fabrication- ALD Multi Layered Structure

An Al doped HfO$_2$ layer is incorporated in the gate stack of MOS capacitor with TiN metal gate in two different lots, Lot A, and Lot B. The ALD depositions were conducted in a 300 mm TEL Trias™ cleanroom tool. The starting substrate surface used in this study is a 300 mm Si (001) wafer. The native oxide on the 300mm wafers was removed using a TEL Certas™ chemical oxide removal (COR) process. The COR is a non-plasma dry cleaning process. It utilizes a combination of anhydrous gaseous HF and NH$_3$ rendering the surface H terminated. A thin SiO$_2$ interface layer (IL) was then formed using vapor ozone. ALD HfO$_2$ and HfAlO$_x$ was deposited by using tetrakis(ethylmethylamino)hafnium (TEMAH) and trimethylaluminum (TMA) as Hf and Al precursors, respectively with H$_2$O as the co-reactant at 250°C deposition temperature. Details of the device fabrication will be found elsewhere [34].

For Lot A the aluminum concentration was varied by depositing i) 30 ALD cycles of HfO$_2$ and 10 ALD cycles of HfAlO$_x$ (A$_1$) , ii) 20 ALD cycles of HfO$_2$ and 20 ALD cycles of HfAlO$_x$ (A$_2$) , and iii) 10 ALD cycles of HfO$_2$ and 30 ALD cycles of HfAlO$_x$ (A$_3$). For Lot B the dielectrics were formed by depositing i) 10 ALD cycles of HfO$_2$, 10 ALD cycles of HfAlO$_x$, and 20 ALD cycles of HfO$_2$ (B$_1$), and ii) 10 ALD cycles of HfO$_2$, 20 ALD cycles of HfAlO$_x$ and 10 ALD cycles of HfO$_2$ (B$_2$). A total of 40 cycles were used
for the entire deposition process for all the samples. The control sample in this study was deposited with 40 ALD cycles of HfO$_2$ (C).

**Figure 3.5** (a) Device structure for Al incorporation in HfO$_2$, (b) Device fabrication process flow.
Figure 3.5(a) shows device structures for Al incorporation into HfO$_2$ in different location in the dielectrics, whereas Figure 3.5(b) shows the device fabrication process flow for Lot A ($A_1$, $A_2$, and $A_3$), Lot B ($B_1$, and $B_2$) and the control sample, C. All samples except $A_2$ were subjected to PDA in a N$_2$ environment at $800^\circ$C in a clustered rapid thermal chamber without breaking the vacuum. For $A_2$ with 20Cy HfAlO$_x$ layer, dielectrics were annealed at $680^\circ$C, $700^\circ$C, and $800^\circ$C in the N$_2$ environment. The metal gate for these devices was formed by growing 5nm ALD TiN followed by a 50nm PVD TiN.

3.3.2 Physical Properties of HfAlO$_x$ Dielectrics

Hf and Al compositions for the different ALD films were measured by X-ray photoelectron spectroscopy (XPS) by using Thermo Fisher Theta Probe™ XPS system. Dielectric thickness for different films were measured by spectroscopic ellipsometry (SE). Table 3.1 summarizes the composition of Hf and Al measured by XPS and dielectric thickness measured by SE for different dielectrics.

Dielectrics from Lot B ($B_1$ and $B_2$) showed comparatively lower aluminum concentration as compared to the dielectrics from Lot A ($A_1$ and $A_2$) where an identical number of ALD HfAlO$_x$ cycles were used (Table 3.1). Since the HfAlO$_x$ layer in Lot A is the top layer and in Lot B is in the middle (Figure 3.5(a)), the observed lower Al percentage for Lot B samples is possibly due to weaker XPS signal intensity from Al source, further away from the top surface of the devices. Note that the increase in HfAlO$_x$ layer thickness for Lot A devices brings HfAlO$_x$ layer closer to the IL (Figure 3.5(a)).
Table 3.1 Composition of Hf and Al from XPS and Dielectric Thickness Measured by SE

<table>
<thead>
<tr>
<th>Split</th>
<th>Annealing T[°C]</th>
<th>Al/(Hf+Al)%</th>
<th>High-κ+IL Thickness (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C-HfO₂</td>
<td>800</td>
<td>0%</td>
<td>35.54</td>
</tr>
<tr>
<td>A₁-10Cy HfAlOₓ</td>
<td>800</td>
<td>2.38%</td>
<td>35.80</td>
</tr>
<tr>
<td></td>
<td>680</td>
<td>4.97%</td>
<td>38.61</td>
</tr>
<tr>
<td></td>
<td>700</td>
<td>4.49%</td>
<td>38.18</td>
</tr>
<tr>
<td></td>
<td>800</td>
<td>4.19%</td>
<td>35.58</td>
</tr>
<tr>
<td>A₂-20Cy HfAlOₓ</td>
<td>800</td>
<td>6.66%</td>
<td>37.23</td>
</tr>
<tr>
<td>A₃-30Cy HfAlOₓ</td>
<td>800</td>
<td>0.57%</td>
<td>34.34</td>
</tr>
<tr>
<td>B₁-10Cy HfAlOₓ</td>
<td>800</td>
<td>2.56%</td>
<td>35.38</td>
</tr>
<tr>
<td>B₂-20Cy HfAlOₓ</td>
<td>800</td>
<td>0.57%</td>
<td>34.34</td>
</tr>
</tbody>
</table>

During the PDA process, done prior to metal gate deposition, aluminum can diffuse toward the interfacial layer through the HfO₂ layer in case of Lot A. On the other hand, Al can diffuse in both directions in case of Lot B (B₁ and B₂) and the distance between HfAlOₓ the IL remains constant. Also, it is possible that in case of Lot A presence of more Hf facilitated an increased incorporation of Al per cycle as compared to Lot B [26]. Therefore, sample B₁ demonstrates the minimum Al/(Hf+Al)% (~0.6%), while sample A₃ demonstrates the maximum Al/(Hf+Al)% (~7 %) in the dielectrics. Comparison of dielectrics (A₂) annealed at 680°C, 700°C, and 800°C showed that with an increase in the annealing temperature, the Al concentration slightly reduced which could be due to an out-diffusion of Al at high temperature [33]. It was found that dielectrics with ~7% Al/(Al+Hf) starts to crystallize at 800°C annealing temperature while the crystallization temperature
decreases for dielectrics with lower Al percentage [34]. Therefore, A₃ with a 30 cy HfAlOₓ showed ~2Å higher film thickness because of a mixed structure of amorphous and crystalline phase formation as compared to other dielectrics (Table 3.1). When dielectrics have 4-5% Al, they remain amorphous even after annealing at 700°C [34]. Therefore, A₂ with 20 Cy HfAlOₓ annealed at 680°C, and 700°C showed ~3Å higher thickness as compared to the dielectric annealed at 800°C (Table 3.1). B₁ having the lowest Al percentage showed the lowest dielectric thickness (Table 3.1).

3.4 Defects and Reliability of High-κ Dielectrics

The introduction of high-κ dielectric materials paved the way for device scaling below 1 nm with a significant reduction in the leakage current due to direct tunneling, as formation of a thicker oxide is possible for the same EOT value as compared to SiO₂. The problem with high-κ dielectric materials arises from their large intrinsic defect density, which is responsible for charge trapping and degradation of the gate stack. Also, formation of fixed charge causes carrier scattering in the Si-substrate. Moreover, as defects or their charge states evolve in time, dielectric properties and device performance can vary even from one region to another over a wafer [113]. Although ALD process can provide better film deposition with precise control of thickness, ALD grown oxide films suffer from a high leakage current, a high trap density, and comparatively lower reliability because of the large number of defects in the films introduced by impurities in the precursor gases especially at low temperatures [47-48, 114-116].
Figure 3.6 Defect levels within the bulk high-κ in the context of MOS energy-band diagram. 
Source: [117].

The electrically active defect levels responsible for electron/hole trapping in high-κ dielectrics can be classified into three major groups as shown in the context of band diagram in Figure 3.6 [117]. Defect levels above the Si conduction band edge ($E_{c}^{Si}$) are classified as group A, which remain empty under a zero bias. Under a non zero bias, they serve as electron traps, as electrons from the Si conduction band can tunnel in these traps. These traps are responsible for the hysteresis and the mobility degradation. Defect levels located within the Si band gap are classified as group B as shown in Figure 3.6. These are deep traps and during a substrate/gate injection stress, electron/hole trapping in these defect levels give rise to the threshold voltage shift ($\Delta V_T$). Group C defect levels are located below the Si valence band edge and they are responsible for fixed oxide charge in the dielectrics. In addition, hole trapping in the defect levels resonant with $E_{v}^{Si}$ are responsible for the fast transient trapping under non-zero bias conditions.
3.4.1 Constant Voltage Stress Induced Degradations

Typically, the reliability of the high-κ gate stacks is studied by applying a constant voltage stress. Experimental observation of the charge trapping in high-κ gate oxides under different stress conditions is widely reported [46-49, 118-124]. Stress induced flat-band voltage shifts [52] and stress-induced leakage currents (SILC) were also observed [53-54]. In addition, the reliability of high-κ gate dielectric is influenced by the reliability of both the interfacial layer and the high-κ layer. It was also observed that the Hf-based high-κ layer modifies the underlying interfacial SiO₂ layer by rendering it oxygen deficient [65]. The quality of the IL also affects the mobility of long channel nFETs [55]. A brief description of different degradation mechanisms and their impact on the reliability are mentioned below.

3.4.1.1 Stress Induced Flat-band Voltage Shift ($\Delta V_{FB}$). Stress voltage can be applied in the gate injection mode (negative voltage to the gate) or in the substrate injection mode (positive voltage to the metal gate). Under substrate injection mode, electrons tunnel from the substrate through the gate dielectrics and cause a negative charge trapping in the dielectrics, while under gate injection mode, electrons tunnel from the gate through the dielectrics to the substrate and cause a positive charge formation in the dielectrics [69]. Stress in the substrate injection mode is unsuitable for MOS capacitor with a p-Si substrate, as the substrate cannot provide sufficient electron. When devices are stressed in the gate injection mode, positive charge generation in the dielectrics by holes from the substrate or by hydrogen related species released from the anode interface causes a negative flat-band voltage shift [52-53]. Also, stress induced interface state generation contributes to the flat-
band voltage shift [60-61]. The detrimental effects of the stress induced flat-band voltage shift are an increased threshold voltage ($V_T$), an absolute off current ($I_{off}$) increase, an absolute drain current ($I_{Dsat}$) reduction, and a transconductance ($g_m$) decrease.

**Figure 3.7** (a) Band diagram showing positive charge formation in the dielectric under stress in the gate injection mode, (b) Capacitance–voltage characteristics of $p$-Si/SiO$_2$/ZrO$_2$/TiN structures measured before and after constant gate voltage stress at -3.6 V for 400 s. Solid lines are fits to the data using a computer simulation. Inset: Energetic distribution of interface defects used for simulation of the $C$–$V$ characteristics. *Source:* [125].

Figure 3.7 (a) shows the mechanism of positive charge formation under the stress in the gate injection mode, and Figure 3.7(b) shows a typical capacitance voltage characteristics for a device with high-$\kappa$ dielectric and SiO$_2$ interfacial layer before and after the application of a constant voltage stress in the gate injection mode [125]. Stress induced positive charge formation contributes to the threshold voltage shift in these devices [55].

**3.4.1.2 Stress Induced Leakage Current (SILC).** In addition to a positive charge formation in the dielectrics, applied stress voltage causes an increase in the gate leakage...
current known as stress induced leakage current (SILC). It was found that a composite
effect of neutral trap generation, electron trapping, and positive charge generation
contributes to the variation in C-V and I-V characteristics after the stress [52-55]. However,
SILC is found to be a reliability issue at high stress voltages [54]. Therefore, in applications
where high voltage are required for normal operations such as non-volatile memories,
replacement of HfO$_2$ can pose severe reliability issue due to a large leakage current if SILC
cannot be minimized.

J. Maserijian [126] first observed that the device stressed under a high field had
increased leakage current, when the current was measured in the low applied field region,
which is usually known as the direct tunneling (DT) region. According to D. J. DiMaria $et$
$al.$ [127], stress induced leakage current in the direct tunneling is due to the deterioration
of the oxide film and a positive charge formation. On the other hand, Rofan $et$
$al.$ [128] found that the generation of interface states is responsible for the increased leakage current
as a result of stress, while according to Dumin $et$
$al.$ [129] the bulk oxide electron trap
generation is responsible for the stress induced leakage current (SILC). SILC is defined as
$\Delta J(t) = J(t) - J(0)$, i. e., the difference in leakage current density after stressing for a certain
period t. The normalized SILC is defined by $\Delta J(t)/ J(0)$ and is proportional to the density
of traps generated by stress [127].

It was found that, SILC depends on the stress voltage as well as the sense voltage
[130]. Figure 3.8 shows the conduction mechanism through the high-$\kappa$ layer and the
interfacial layer in the positive gate bias condition (Figure 3.8(a)) and in the negative gate
bias condition (Figure 3.8(b)).
Figure 3.8 Band diagram showing trap assisted tunneling (TAT) through high-κ layer and direct tunneling (DT) through interfacial layer (IL) during (a) positive gate bias and (b) negative gate bias. Electron tunneling is shown by red line and hole tunneling is shown by blue line.

In the positive bias region, electrons tunnel form the conduction band of Si through the thin interfacial layer first by direct tunneling (DT), and then tunnel through the high-κ layer by trap assisted tunneling (TAT) (Figure 3.8(a)). Once the gate field increases, electrons tunnel directly to the conduction band of the high-κ layer saturating the current. At elevated temperature, conduction by direct tunneling through the high-k layer under substrate injection is also possible [55]. Results from carrier separation study showed that under positive bias conditions, electron current from the conduction band (source drain current, $I_{SD}$) is 80 times higher than electron currents from the valence band (substrate current, $I_{SUB}$). On the other hand, in the negative bias condition [nFET in accumulation] (Figure 3.8b)), a large hole current from the silicon valence band is considered as the dominant current. This is because, electron tunnels through the high-κ layer by trap assisted
tunneling and then goes to the conduction band of Si by direct tunneling. Whereas, holes from the valence band move ~5 times faster through the tunneling barrier of the interfacial layer [55].

3.4.1.3 Stress Induced Interface State Generation (ΔDit). Under the electrical stress, interface state generation by the hole injection and the hole trapping at and near Si/SiO₂ or Si/SiON interface is a reliability concern for HfO₂ based dielectrics [55]. Increase in the Dit causes the threshold voltage (VT) shift, the reduced transconductance (gm), and the increased subthreshold slope [70]. With a variation in high-κ dielectric material and processing condition, the interfacial layer thickness and the interface roughness varies [71]. Therefore, it is expected that Dit generation with the stress has a significant contribution on the long term reliability of these dielectrics. Conductance method offers the advantage of determining the Dit directly from the experiment, as compared to other C-V based methods [72-73]. However, a correct Dit extraction by this method requires an efficient Fermi level movement [73].

3.4.2 Time Dependent Dielectric Breakdown (TDDB)

Defect generation in both the high-κ layer and the interfacial layer contributes to failure of the dielectric stack [74]. During the constant voltage stress a critical density of generated traps lead to the dielectric breakdown [75]. Also, the TDDB breakdown is a stochastic process and strongly depends on the thickness of the high-κ layer and the interfacial layer [76]. Furthermore, in case of the time dependent breakdown for a dielectric stack with a high-κ layer and an interfacial layer, the interfacial layer initiates the breakdown process
and subsequently the whole dielectric stack collapses when a percolation path creates through the entire dielectrics [24].

The breakdown phenomenon of a device usually happens in four steps: i) trap generation ii) soft breakdown, iii) progressive breakdown, and iv) hard breakdown [75, 86, 131-132]. A Soft breakdown (SBD) can be defined as localized increase of the current through the gate insulator, which is usually a non Ohmic conduction. SBD occurs from a weak localized percolation path between the anode and the cathode, when the stress generated traps randomly occupy the lattice sites in the dielectric. As the distance between two neighbor traps goes below a critical value, usually 0.9 nm, a current conduction can take place between them [76]. Once the amount of stress generated traps exceeds a critical limit a percolation path is formed resulting the soft breakdown and an increase in gate leakage current [85, 133-136].

Figure 3.9 (a) Formation of percolation path (shaded spheres) due to trap generation (b) Different breakdown regimes during constant voltage stress.

Source: [(a) 85, (b) 75].

Figure 3.9(a) shows schematically the formation of breakdown path due to trap generation, and Figure 3.9(b) shows the change in the gate leakage current density during
the soft breakdown and the hard breakdown of a typical TiN/HfO₂/ISSG IL (SiO₂)/Si gate stack [75]. According to S. Bruyere et al. [137] soft breakdown (SBD) and hard breakdown (HBD) are localized and randomly distributed over the device area. As a result, the leakage current fluctuates after the first soft breakdown due to trapping and de-trapping of electrons in the percolation cluster and makes the dielectric noisy. After the SBD, continuous degradation due to further stress leads to a catastrophic breakdown known as the hard breakdown (HBD). In the progressive breakdown (PBD) regime the leakage current increases sharply, but the noisy pattern of the leakage current still dominates as shown in Figure 3.9(b). The PBD is an outcome of the aging of the percolation path after the SBD. Following the PBD, an immediate thermal runaway can be seen, which drives the entire gate stack to permanent failure termed as HBD [75]. The HBD and the SBD do not necessarily occur at the same spatial location [138-139], rather they can play independently with applied stress. Usually one can expect, the HBD occurring after a long time of the SBD, if the stress voltage is low. To get the projected life time of a device, several techniques are described in the literature. According to the model proposed by the prevalence method [139-141], the HBD distribution is shifted from the first SBD time by a factor, which depends on the stress conditions. The successive breakdown method [141] provides another methodology to find the failure time depending on the limit of gate leakage current.

As described earlier, defects in the dielectric introduces variation in the characteristics of devices, and consequently the time to breakdown is a random variable and the distribution of $T_{BD}$ follows the Weibull statistics. The cumulative distribution failure (CDF) for the Weibull distribution is:
\[ F(t) = 1 - \exp(-\left(\frac{t}{\eta}\right)^\beta) \] (3.1)

Here \( \beta \) is the shape parameter or the Weibull slope and \( \eta \) is the scale parameter or the characteristic life time. According to Degraeve [85], the Weibull slope \( \beta \) of the break down for a dielectric is strongly dependent on the thickness of the dielectric.

**Figure 3.10** Dependence of the Weibull slope \( \beta \) of the charge to breakdown, \( Q_{BD} \) on the oxide thickness.
*Source: [85].*

Figure 3.10 shows the dependence of \( \beta \) on the thickness of the dielectric for a single radius of trap \( r = 0.45 \) nm for a Polysilicon/SiO\(_2\) gate stack. According to Degrave *et al.* [85] thinner oxides require few traps to form a conductive breakdown path and consequently they have a lower value of \( \beta \) due to a larger statistical spread on the average.
density to form such a conductive path as compared to thicker oxides. As the dielectric thickness and the interfacial layer thickness vary with the deposition process of high-κ dielectric, the Weibull slope $\beta$ can provide significant information about the effect of different processing on the device characteristics and performance.

For various applications (such as memory application), it is possible that the operating voltage will be much higher to degrade the gate stack quality. Understanding the impact of Zr or Al addition in HfO$_2$ on the reliability is a prerequisite to integrate these dielectrics in future CMOS technologies. Also the impact of intermediate treatments such as the cyclic annealing and the cyclic SPA plasma treatment on the reliability is necessary. Understanding the above mentioned degradation mechanisms ($\Delta V_{FB}$, SILC, $\Delta D_{it}$ and TDDB) is a fundamental to allow the accurate reliability prediction for these dielectrics.

### 3.5 Electrical Characterization and Reliability Study

In order to design and fabricate high performance devices with improved reliability, measurement of electrical properties, parameters extracted from these measurements and control over these parameters are highly important. For stable performance of a MOS device, charges in the bulk oxide and oxide-substrate interface are undesirable. These charges adversely affect the performance and the reliability of transistors with high-κ dielectrics. MOS capacitors were used for the characterization and the reliability study because of the simplicity in fabrication and analysis they offer. Following measurement techniques have been employed for the characterization and the reliability study of Zr and Al incorporated HfO$_2$. 

3.5.1 Capacitance-Voltage (C-V) Measurement

Capacitance voltage (C-V) measurement were carried out by using an Agilent 4284A LCR meter. The EOT and the flat-band voltage have been calculated from C-V characteristics by using the NCSU CVC program [142]. MOS capacitors with 40 μm × 40 μm gate area have been characterized in a Cascade Microchamber with precision probe station. High frequency (HF) C-V characteristics at 250 KHz for different dielectrics were analyzed for the EOT and the flat-band voltage comparison.

3.5.2 Conductance Measurement

Several techniques are available in the literature for estimating the interface trap density, \( D_{it} \) [143]. The conductance method, proposed by Nicollian and Goetzberger in 1967 [144], yields the \( D_{it} \) in the depletion and weak inversion portion of the band gap, by measuring the equivalent parallel conductance of a MOSCAP as a function of the bias voltage and the frequency. The interface traps are detected through the loss resulting from changes in their occupancy due to changes in the gate voltage during the ac measurement [143]. Conductance method offers the advantage of determining the \( D_{it} \) directly from the experiment, as compared to other C-V based methods [72-73]. Also, with the gate bias change, the efficiency of the band bending and the Fermi level movement can be observed from the shift of the normalized conductance peak as a function of the frequency [72]. In this research, we used a 4284A LCR meter for \( C_m-V_g \) and \( G_m-V_g \) measurements using the parallel \( C_p-G_p \) model at room temperature in a Cascade Micro chamber with precision probe station. The dc gate voltage was varied from 1V to -2V with -20 mV voltage step and measurement frequencies used in this work were in the range of 1MHz to 100 Hz. The
interface trap density was measured from the conductance peaks by using equations (3.2) and (3.3) [143-144].

\[
\frac{G_p}{\omega} = \frac{\omega G_m C_{ox}^2}{G_m^2 + \omega^2 (C_{ox} - C_m)^2}
\]

\[
D_{it} = \frac{2.5}{q} \left( \frac{G_p}{\omega} \right)_{max}
\]

In equation (3.2), \( G_m \) is the measured conductance, \( C_{ox} \) is the accumulation capacitance, \( \omega \) is the measurement frequency, and \( C_m \) is the measured capacitance.

3.5.3 Current-Voltage (I-V) Measurement

Current-voltage (I-V) measurement was carried out by using a 4156B semiconductor parameter analyzer. The dc gate voltage has been swept from 2V to -2V with -20 mV voltage step at room temperature and at elevated temperatures. The gate leakage current density \( J_g \) per unit area at \(-1V + V_{FB}\) was compared for different dielectrics.

3.5.4 Constant Voltage Stress (CVS) for Reliability Study

Electrical stress induced degradations are critical reliability concern for high-\( \kappa \) dielectrics. When devices are subjected to a constant voltage stress, defects such as interface states, electron traps, positively charged donor like states etc. are generated in the bulk and at interface. When the defect density reaches a critical value, oxide breakdown occurs when a percolation path is created. In this research, dielectrics were subjected to a constant voltage stress in the gate injection mode.
Figure 3.11 Schematically shows how MOS capacitor was stressed in the gate injection mode. The constant voltage stress (CVS) was implemented by applying a negative bias on the gate while keeping the substrate grounded as shown in Figure 3.11. The applied stress voltage to the gate was varied according to the variation in the EOT and the flat-band voltage to have an equal stress field across all dielectrics. Capacitance-voltage (C-V) and current-voltage (I-V) measurements were done before and after the application of stress for all dielectrics. From the pre-stress and the post-stress C-V and I-V characteristics, the stress induced flat-band voltage shift ($\Delta V_{FB}$), the stress induced leakage current (SILC), and the interface state generation ($\Delta D_{it}$) were determined. Also, all dielectrics were subjected to the gate injection stress to observe the time dependent dielectric breakdown (TDDB) characteristics.
3.5.5 Measurement Automation

Automatic measurement programs were used to limit the de-trapping behavior and improve efficiency in data collection and formulation.

Figure 3.12 Basic arrangement for electrical measurement automation of a simple two-terminal device, e.g., MOS-Capacitor.

Figure 3.12 shows the basic building blocks for measurement automation. Measurement automation involves remotely programming the measurement instrument for a particular set of measurements, the parameters of which are provided by the user. To this end, the GPIB (general purpose instrumentation bus) protocol is widely used. For example, to take I-V measurement for a MOS-capacitor, the user sets the start and the end gate biases along with the inter step voltages. It is also possible to provide an inter-step delay, how the data will be displayed in the instrument and which file in the PC measured data will be stored. All these data can be supplied via a man-machine interface of the resident program like LabVIEW at the PC (personal computer). LabVIEW based automated software converts the user-defined data to commands understood by the instrument and evokes GPIB commands to write these command data to the instrument. After successful
transmission of the command data to the instrument, it triggers the instrument to run the
measurement. After the completion of the measurement, the automation software stores a
copy of the data at the instrument. It opens the file again and evokes it to transmit back to
the PC and store them in a user- defined file.

3.6 Chapter Summary
This chapter summarizes the fabrication process of MOS capacitors with Zr and Al
incorporated HfO$_2$ used in this study. Details of the physical characterization has been
discussed. A brief discussion of different defects in Hf-based high-k dielectrics is presented
and different stress induced degradation mechanisms are explained. Also, all electrical
measurement and reliability study techniques used in this thesis were discussed.
CHAPTER 4

ELECTRICAL CHARACTERIZATION OF ALD Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2} WITH CYCLIC DEPOSITION AND ANNEALING (DADA), AND CYCLIC SPA Ar PLASMA TREATMENT (DSDS)

4.1 Introduction

In this chapter, electrical characterization of ALD Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2} with cyclic deposition and annealing (DADA), and cyclic SPA Ar plasma treatment (DSDS) has been discussed. The control sample was deposited by standard as-deposition process (As-Dep). DADA Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2}, with x=0 and 0.8 were studied, whereas DSDS Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2} has been studied for x=0, 0.31, and 0.8. Details of the device fabrication are provided in chapter 3. TiN/ Hf\textsubscript{1-x}Zr\textsubscript{x}O\textsubscript{2}/SiON(IL)/p-Si MOS capacitors were used for electrical characterization. This MOS capacitor structure offers simplicity in fabrication process.

Capacitance- voltage (C-V) characteristics for different processing conditions with identical Zr content were compared. Current-voltage (I-V) characteristics were compared for negative bias region only, as MOS capacitors without a junction or guard ring cannot provide enough charge carriers in the positive bias region. Flat-band voltage ($V_{FB}$), EOT, interface state density ($D_{it}$), and gate leakage current density ($J_g$) were compared for different processing conditions. Density of interface states, $D_{it}$ versus energy, $E$, at the Si/IL interface provides a comprehensive understanding of the impact of various process conditions on interface defects. Conductance method has been used for $D_{it}$ estimation as $D_{it}$ can be estimated directly from the experimental data. Also, efficient Fermi level movement can be observed from the contour plots of $G_p/\omega$ vs frequency.
4.2 Capacitance-Voltage Characteristics, EOT, and Flat-band Voltage

Figure 4.1 Comparison of CV characteristics for (a) Hf$_{0.2}$Zr$_{0.8}$O$_2$ with DSDS, DADA and As-Dep samples and (b) HfO$_2$ with DSDS, DADA and As-Dep samples.

Figure 4.1 shows the C-V characteristics of Hf$_{0.2}$Zr$_{0.8}$O$_2$ with DSDS, DADA and As-Dep samples (Figure 4.1(a)) and HfO$_2$ with DSDS, DADA and As-Dep (Figure 4.1(b)). Severe degradation of accumulation capacitance in DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ as compared to DSDS or As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ (Figure 4.1(a)) was observed. HfO$_2$ samples, on the other hand, showed more uniform C-V characteristics while DADA sample has marginally improved EOT values due to lower number of ALD cycles and consequently lower thickness of DADA HfO$_2$.

Figure 4.2 shows the comparison of flat-band voltage (three devices from each type) as a function of EOT for DSDS, DADA, and As-Dep processed HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$. From Figure 4.2, DADA HfO$_2$ has marginally improved EOT values due to lower number of ALD cycles and consequently lower thickness of DADA HfO$_2$ as compared to DSDS and As-Dep HfO$_2$. 
Figure 4.2  Flat-band voltage $V_{FB}$ as a function of EOT for Hf$_{0.2}$Zr$_{0.8}$O$_2$ and HfO$_2$ with DSDS, DADA, and As-Dep processing.

An EOT reduction as a result of the ZrO$_2$ addition was observed for the DSDS and for the As-Dep gate oxide while a significant reduction in the oxide capacitance (EOT increased) and in the flatband shift was observed in DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ (Figure 4.2). The addition of Zr was found to reduce the interfacial layer thickness (Figure 3.4). It is known that a chemically grown oxide (IL) has much higher percentage of oxygen deficiency centers [107], and also HfO$_2$ can supply more oxygen to the interfacial layer as compared to Hf$_{1-x}$Zr$_x$O$_2$ because of a higher amount of incorporated oxygen in HfO$_2$ [108]. Therefore, the addition of Zr into HfO$_2$ showed an EOT downscaling potential for the DSDS and the As-Dep gate oxide by controlling the interfacial layer regrowth (Figure 4.2) [71]. Also, amorphous ZrO$_2$ has a higher $\kappa$ value compared to amorphous HfO$_2$ [3], which contributes to lower EOT for the DSDS and the As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$. DADA samples with the addition of Zr reveal that the intermediate annealing process degrades the performance of Hf$_{0.2}$Zr$_{0.8}$O$_2$ possibly forming a charged deformed interfacial layer that decreases the total...
charge in the accumulation layer thereby reducing the accumulation capacitance (Figure 4.1(a)). It was reported earlier in Ref. 11 that a 10 percent reduction in the EOT was observed for the DADA processed HfO$_2$ as compared to the As-Dep HfO$_2$ because of an improved film densification and a reduction in carbon along with Si intermixing. In this work EOT is 2.53 times higher (Figure 4.2) for DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ as compared to DADA HfO$_2$. It is possible that the intermixing at the interface is more detrimental for high temperature treatment with high ZrO$_2$ content than for the same treatment applied to HfO$_2$. The DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ film, on the other hand, did not go through any additional thermal cycle leading to such degradation process with the addition of ZrO$_2$ and showed a comparable characteristics with DSDS HfO$_2$ (Figure 4.1(a) and Figure 4.2). Also devices with Hf$_{0.2}$Zr$_{0.8}$O$_2$ showed a slightly higher flat-band voltage ($V_{FB}$) as compared to devices with HfO$_2$ (Figure 4.2). It is known that ZrO$_2$ has comparatively lower electron affinity than HfO$_2$ [145]. This results in a more positive charge formation in the dielectrics for devices with Hf$_{0.2}$Zr$_{0.8}$O$_2$. While the DSDS HfO$_2$ and the As-Dep HfO$_2$ showed a comparable flat-band voltage, the DADA HfO$_2$ on the other hand, showed around 60 mV shift in the flat-band voltage as compared to the As-Dep HfO$_2$ (Figure 4.2). The DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ also showed significantly larger (around 130 mV) flat-band voltage shift as compared to the As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$. Crystalline grain boundaries after annealing might have contributed to a more charge formation in these dielectrics [146]. Figure 4.3(a) compares the EOT for dielectrics with the DSDS and the As-Dep processed Hf$_{1-x}$Zr$_x$O$_2$ with $x=0$, 0.31, 0.8 while Figure 4.3(b) shows the comparison of the flat-band voltage. It is observed that, with an increasing percentage of Zr in the gate oxide an EOT downscaling is possible and is directly related to the physical thickness variations (Figure 3.4).
Intermediate SPA Ar plasma exposure further lowers the EOT (Figure 4.3(a)) with more influence on devices with a lower Zr percentages as the addition of Zr reduces the available oxygen in the film which is responsible for the interfacial layer regrowth.

![Figure 4.3](image)

**Figure 4.3** (a) Comparison of EOT for DSDS and As-Dep MOSCAPs with HfO₂ (x=0), Hf₁ₓZrₓO₂ (x=0.31), and Hf₁ₓZrₓO₂ (x=0.8), (b) flat-band voltage variation for the devices with intermediate SPA plasma and without plasma as a function of zirconium percentage. Filled symbols represent DSDS and open symbols represent As-Dep samples.

However, the addition of Zr and the SPA Ar plasma exposure shift the flat-band voltage to the negative direction (Figure 4.3(b)). In addition, the lower electron affinity of ZrO₂ might have been originated a positive charge in the dielectrics [145]. Also, both the Zr addition and the SPA Ar plasma exposure result in a lower interfacial layer thickness (Figure 3.4) which might be a possible reason for an increased flat-band voltage for these dielectrics. It is known that the interface state density, \( D_{it} \) is higher with a thinner interfacial layer [71].
4.3 Gate Leakage Current Density Comparison

Figure 4.4 shows the leakage current density through the dielectric (a) for Hf$_{0.2}$Zr$_{0.8}$O$_2$ with DSDS, DADA, and As-Dep process conditions, and (b) for DSDS, DADA, and As-Dep HfO$_2$ for the gate bias ranged from 0 to -2V. The leakage current density ($J_g$) in the negative gate bias region for both Hf$_{0.2}$Zr$_{0.8}$O$_2$ and HfO$_2$ showed that, the DSDS processed devices have a lower gate leakage, $J_g$, while the DADA processing increases the value of $J_g$ (Figure 4.4(a-b)).

Figure 4.4 Comparison of $J$-$V$ characteristics of (a) DSDS, DADA, and As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ and, (b) DSDS, DADA, and As-Dep HfO$_2$.

Figure 4.5(a) compares the leakage current density sensed at -1V+$V_{FB}$ for three devices from each device type. Figure 4.5(b) compares the average gate leakage current density, $J_g$ sensed at -1V+$V_{FB}$ for devices with different area. From Figure 4.5(a-b), it is observed that the Zr addition increases gate leakage current for all processing conditions as the addition of Zr reduces the band offset of the dielectrics with the Si conduction band [2-3]. However, the DSDS processed dielectrics were found to reduce the gate leakage current by around 60% for both HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ as compared to the As-Dep
processed dielectrics (Figure 4.5(a-b)). It is known that the SPA plasma reduces the number of impurities in the oxide film, which acts as trap centers [39]. Also, the SPA plasma is capable of growing an automatically flat surface and interface [147], which helps in a gate leakage current reduction. The increase in the leakage current for the DADA HfO₂ (six times higher than the As-Dep HfO₂) and the DADA Hf₀.₂Zr₀.₈O₂ (1.7 times higher than the As-Dep Hf₀.₂Zr₀.₈O₂) might have been resulted from crystalline grain boundaries in these dielectrics [146]. As discussed earlier, these dielectrics showed comparatively a higher flat-band voltage shift (Figure 4.2).

**Figure 4.5** (a) Gate leakage current density, \( J_g \) sensed at -1V+\( V_{FB} \) as a function of EOT for dielectrics with the cyclic plasma treatment (DSDS), the cyclic annealing (DADA), and the As-Dep processing schemes, (b) comparison of the gate leakage current density for MOS capacitors with 40µm×40µm, 50µm×50µm, and 100µm×100µm gate area.

In order to observe the effect of area scaling on tunneling gate current in these dielectrics, the gate leakage current for MOS capacitors having gate area 40µm×40µm, 50µm×50µm, and 100µm×100µm have been compared (Figure 4.5(b)). Error bars are used to show the variation from the average value (Figure 4.5(b)), which shows that devices have the leakage current within a small variation from the average value. In case of DSDS
HfO$_2$, 100µm×100µm capacitors showed a slight increase in $J_g$ as compared to 40µm×40µm, and 50µm×50µm. All other dielectrics showed identical leakage current density for capacitors with different area (Figure 4.5(b)) which indicates that these dielectrics have no variation in the defect density with device area. Therefore, in this work we did the reliability study for MOS capacitors with 40µm×40µm gate area, which is the lowest size supported by our measurement system.

### 4.4 Interface State Density, $D_{it}$ Extraction by Conductance Method

Figure 4.6 shows capacitance voltage characteristics (Figure 4.6(a)), conductance voltage characteristics (Figure 4.6(b)) measured at frequency range 1 MHz to 100 Hz, and conductance map as a function of gate bias and measurement frequency (Figure 4.6(c)).

![Figure 4.6](image)

**Figure 4.6** (a) Frequency dependent C-V characteristics, (b) G-V characteristics measured at different frequencies, and (c) map of the normalized parallel conductance $G_p/A\omega$, as a function of gate bias and frequency. Measurement frequency was varied from 1 MHz to 100 Hz.

From Figure 4.6(a-b), a significant frequency dispersion is observed both in the capacitance as well as in the ac conductance. According to recent studies, the frequency dispersions seen near the accumulation region ($V_g$<−0.5V in Figure 4.6(a-b)) are because of border traps present in the dielectrics, while the frequency dispersion ("hump") seen
around 0V is attributed to the interface states in the mid gap region [148-152]. The contour map of $Gp/A\omega$ (Figure 4.6(c)) also showed an efficient Fermi level movement between -0.3V to 0.1 V gate bias [72-73]. Therefore, this research has estimated the interface state density, $D_{it}$ from the peak value of $Gp/A\omega$ as a function of frequency for the gate bias between -0.3V to 0.1 V. In this bias voltage range, the effect of uncertainties in the series resistance and the tunneling current on the extracted $D_{it}$ is minimal, as the tunneling current is limited to $10^7$ A/cm$^2$ for all dielectrics in this work [152].

4.4.1 Impact of Zr Addition and SPA Ar Plasma Exposure on $D_{it}$

Figure 4.7(a-b) shows the interface state density, $D_{it}$ at different trap energy level in the Si band gap for As-Dep $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ (Figure 4.7(a)) and for DSDS $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ (Figure 4.7(b)) with x=0, 0.31, and 0.8. Figure 4.7(c) shows the comparison of the mid-gap $D_{it}$ as a function of the EOT for $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ with the DSDS and the As-Dep processing conditions. From Figure 4.7 (a-b), it can be seen that the interface state density values were observed in the range of $10^{10}$ cm$^{-2}$eV$^{-1}$ to $10^{12}$ cm$^{-2}$eV$^{-1}$, which are in accordance with the reported values for Si/SiO$_2$ and Si/SiON interfaces [153-154]. It is observed that the Zr addition into HfO$_2$ results in a moderate increase in the $D_{it}$ within the Si band gap for the As-Dep dielectrics, while almost identical values were observed for the plasma exposed dielectrics (DSDS) with different percentage of Zr.
Figure 4.7  (a-b) $D_{it}$ as a function of trap level ($E_t - E_v$: energy difference between trap level, $E_t$ and the majority carrier band edge, $E_v$) in the Si band gap for As-Dep Hf$_{1-x}$Zr$_x$O$_2$ and for DSDS Hf$_{1-x}$Zr$_x$O$_2$ with $x=0$, 0.31, and 0.8, and (c) comparison of the mid-gap level $D_{it}$ as a function of EOT for different dielectrics.

Also, devices with higher Zr percentage showed a lower EOT, which was further reduced due to the SPA plasma exposure (Figure 4.7(c)). A slight increase in the mid-gap $D_{it}$ has been found for DSDS processed dielectrics as compared to As-dep dielectrics for HfO$_2$ ($x=0$), and for Hf$_{1-x}$Zr$_x$O$_2$ with $x=0.31$. Whereas identical $D_{it}$ values were observed for both DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ with $x=0.8$. It was previously reported that both Zr addition and SPA Ar plasma exposure limit the interfacial layer regrowth by controlling
the oxygen diffusion down to the interface during the ALD deposition of Hf$_{1-x}$Zr$_x$O$_2$ on SiON interfacial layer [155]. It is known that the interface state density increases for thinner interfacial layers due to a better surface roughness and an improved stress in Si/IL interface [71, 156]. Therefore, an increase in the $D_{it}$ due to the Zr addition, and the SPA plasma exposure is correlated with a reduced interfacial layer thickness, and thus a lower EOT for these dielectrics [155].

4.4.2 Mid gap $D_{it}$ Comparison for DSDS, DADA, and As-Dep Processing

Table 4.1 compares the mid gap $D_{it}$ for DSDS, DADA, and As-Dep HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$.

Table 4.1 Comparison of Interface State Density, $D_{it}$ at Mid Gap for Different Dielectrics

<table>
<thead>
<tr>
<th></th>
<th>DSDS</th>
<th>DSDS</th>
<th>DADA</th>
<th>DADA</th>
<th>As-Dep</th>
<th>As-Dep</th>
</tr>
</thead>
<tbody>
<tr>
<td>HfO$_2$</td>
<td>8.98×10$^{10}$</td>
<td>1.56×10$^{11}$</td>
<td>4.68×10$^{10}$</td>
<td>4.68×10$^{11}$</td>
<td>5.62×10$^{10}$</td>
<td>1.87×10$^{11}$</td>
</tr>
<tr>
<td>Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

It is observed that Hf$_{0.2}$Zr$_{0.8}$O$_2$ increases the $D_{it}$ for all processing conditions, as compared to HfO$_2$. In the previous section, it was explained that the Zr addition contributes to a thinner interfacial layer and consequently increases the $D_{it}$ at Si/SiON interface. DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ showed a large mid gap interface state density (Table 4.1) which is in accordance with the observed higher flat-band voltage (Figure 4.2), and degraded C-V characteristics (Figure 4.1 (a)). Therefore an excess Zr addition into HfO$_2$ is detrimental for the interface when dielectrics go through annealing.
4.5 Chapter Summary

In this chapter, electrical characteristics of ALD Hf$_{1-x}$Zr$_x$O$_2$ deposited by the DSDS (cyclic SPA Ar plasma treatment) and the DADA (cyclic deposition and annealing) processing conditions were studied and compared with the standard as deposited (As-Dep) processing. It was found that the addition of Zr and the SPA plasma exposure helps EOT downscaling. DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ on the other hand showed a degraded characteristics. The addition of Zr into HfO$_2$ showed to increase the flat-band voltage slightly. Also, the gate leakage current density, and the mid-gap $D_{it}$ value increase with the addition of Zr into HfO$_2$. 
5.1 Introduction

In this chapter, the reliability study of ALD Hf$_{1-x}$Zr$_x$O$_2$ deposited with the cyclic SPA plasma treatment (DSDS) and the cyclic annealing (DADA) has been discussed. The reliability of the devices was observed by subjecting the MOS Capacitors to a constant voltage stress in the gate injection mode. The applied stress voltage was varied from -2.7V to -3.4V for different dielectrics according to their EOT and flat-band voltage variation to have an equal stress field across all dielectrics. Devices were stressed for 1000s and C-V and I-V characteristics were measured by interrupting the stress in a stress-measurement-stress cycle. The impact of Zr addition and cyclic treatments (DADA, and DSDS) on the stress induced flat-band voltage shift ($\Delta V_{FB}$) and the stress induced leakage current (SILC) were observed and compared. The interface state density ($D_{it}$) was compared for unstressed devices and for devices stressed for 1000s.

Current voltage characteristics at elevated temperature (25$^\circ$C to 100$^\circ$C) for stressed (at -2V in the gate injection mode for 500s) and unstressed devices with DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ (x=0 and 0.8) were analyzed to understand the evolution of defects in the dielectrics after stress. The defect activation energy and the SILC activation energy for these dielectrics were compared from the Arrhenius plots. Also, all dielectrics were subjected to time dependent dielectric breakdown (TDDB) stress in the gate injection mode and Weibull plots were compared for further understanding of the break down behavior.
In addition, DSDS Hf$_{0.2}$Zr$_{0.8}$ has been studied with two different interfacial layers: (i) SiON formed by UV nitridation of chemically grown oxide on p-Si substrate and (ii) plasma oxynitride grown after removing chemically grown oxide.

5.2 Impact of Constant Voltage Stress

ALD Hf$_{1-x}$Zr$_x$O$_2$ (x=0, 0.31, and 0.8) prepared by various methods were subjected to a constant voltage stress in the gate injection mode. Because of a severe degradation, DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$ samples were not considered for any stress measurements. The constant voltage stress was implemented by applying a negative bias to the gate while keeping the substrate grounded. The applied stress voltage was varied from -2.7V to -3.4V for different dielectrics according to their EOT and $V_{FB}$ variation to have an equal stress field across all dielectrics. When stress is applied, the creation of fixed positive charge centers in the dielectrics and stress induced interface state generation contributed to the flatband voltage shift [69, 51-52, 121]. In addition, stress induced traps in the dielectrics increase the gate leakage current after stress.

5.2.1 Stress Induced Flat-band Voltage Shift ($\Delta V_{FB}$)

5.2.1.1 Comparison for DSDS, DADA, and As-Dep HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$. Figure 5.1 shows the flat-band voltage shift as a function of stress time for both HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with different processing conditions. The observed stress-induced flat-band voltage shifts suggest a strong positive charge formation [69, 121]. The overall trends in stress-induced flat-band voltage shift in HfO$_2$ capacitors with DSDS and DADA processes are almost identical whereas As-Dep samples show the presence of additional trapping sites (Figure 5.1) when devices were stressed for more than 100s.
Figure 5.1 Flat-band voltage shift ($\Delta V_{FB}$) as a function of stress time for HfO$_2$ with As-Dep, DSDS, and DADA processing and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with As-Dep, and DSDS processing conditions.

From Figure 5.1, the improvement in stress induced flat-band voltage shift due to Zr addition is clear. In the case of As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ the flat-band voltage shift shows an initial increase after 20s stress which remains almost similar up to 200s stress. As-Dep HfO$_2$, on the other hand, showed a significant increase in the flat-band voltage shift after 100s stress. When the devices were stressed for 200s, As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ showed more than 200 mV reduced flat-band voltage shift as compared to As-Dep HfO$_2$ (Figure 5.1). Even though stress-induced positive charge formation was observed, ZrO$_2$ addition seems to reduce the number of stress-induced trapping sites [17-21, 56] in the dielectric (Figure 5.1). Devices with DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ also have improved stress induced flat-band voltage shift as compared to DSDS HfO$_2$ devices. At lower level stress (within 100s stress duration), a four times reduction in $\Delta V_{FB}$ was observed for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ as compared to As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ (Figure 5.1). Once the stress induced charging exceeds a certain level, electron trapping dominates for DSDS and DADA HfO$_2$ in contrast to devices with
Hf$_{0.2}$Zr$_{0.8}$O$_2$ which is depicted as a positive flat-band voltage shift after 100s stress (Figure 5.1).

In addition to the improvement observed due to the Zr addition, the intermediate SPA plasma treatment seems to improve the Hf$_{0.2}$Zr$_{0.8}$O$_2$ film characteristics further. Unlike the devices with DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$, no significant improvement is observed for DSDS HfO$_2$ as compared to As-Dep HfO$_2$ at low level stress. But after 200s stress, DSDS HfO$_2$ showed around 150 mV reduced flat-band voltage shift as compared to As-Dep HfO$_2$ (Figure 5.1). For the DSDS processed devices, ZrO$_2$ incorporation brings a significant improvement as observed from the comparison of the flat-band voltage shifts (Figure 5.1).

In addition of lower flat-band shift after initial stress (20s-stress), around 250 mV reduced flat-band voltage shift was observed for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ after 200s stress as compared to DSDS HfO$_2$. Therefore, it can be inferred that the cyclic SPA plasma exposure to Hf$_{0.2}$Zr$_{0.8}$O$_2$ can improve the stress-induced flat-band voltage shift by neutralizing positive charges in the gate stack at low-level stress, but with increase in stress duration, excess positive charge formation is possible.

5.2.1.2 Effect of SPA Plasma on V$_{FB}$ for Devices with Different Zr Percentage. As the intermediate SPA plasma improves the device characteristics for devices with 80% Zr/(Hf+Zr) content, we compared the effect of SPA plasma for devices with 0%, 31% and 80% Zr/(Hf+Zr) content. Figure 5.2(a) shows the normalized flat-band voltage shift as a function of stress time for DSDS and As-Dep HfO$_2$ (x=0), Hf$_{1-x}$Zr$_x$O$_2$ (x=0.31), and Hf$_{1-x}$Zr$_x$O$_2$ (x=0.8), where CV measurements were taken by interrupting the stress in a stress-
measurement-stress-measurement cycle. The initial flat-band voltage and the flat-band voltage value after 1000s stress for devices are compared in Figure 5.2(b).

![Figure 5.2](image)

**Figure 5.2** (a) Stress induced flat-band voltage shifts as a function of stress time, (b) Flat-band voltage before and after stress for MOSCAPs with increasing Zr content, HfO\(_2\)(x=0)→(squares), Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with x=0.31→ (circles), and Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with x=0.8→(triangles) with a constant voltage stress for 1000s in the gate injection mode. The filled symbols represent the flat-band voltage for unstressed devices, whereas open symbols represent after-stress flat-band voltages.

Although the comparison of normalized flat-band voltage shift shows devices with Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with x=0.31 get improvement as a result of the plasma exposure (Figure 5.2(a)), shift in the flat-band voltage values due to the stress for 1000s are almost equal for both the As-deposited and the DSDS processing (Figure 5.2(b)). From Figure 5.2(a), \(\Delta V_{FB}/V_{FB0}\) is 2.43 for the as deposited device as compared to 0.96 for the DSDS processed device after the initial stress for 20s, and does not change significantly with further stress in the gate injection mode. DSDS Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with x=0.31 on the other hand, shows subsequent increase in the flat-band voltage shift as the stress continued.

It was further observed that devices with a higher Zr percentage had comparatively a higher initial flat-band voltage value possibly due to the detrimental effect of Zr on the
SiON interface [17]. It is known that ZrO₂ has comparatively lower electron affinity than HfO₂ [145], which results in more positive charge formation in the dielectrics for devices with x=0.8. Despite a higher initial flat-band voltage value in the negative direction, DSDS HfO₂ showed 21% improvement in the stress-induced flat-band voltage shift as compared to As-Dep HfO₂ when devices were compared after 1000 s stress. On the other hand, an improvement of 12% in the stress-induced flat-band voltage shift was observed for DSDS Hf₁₋ₓZrₓO₂ with x=0.8 as compared to As-Dep Hf₁₋ₓZrₓO₂ with similar Zr percentage. Based on this observation, it is inferred that the SPA plasma exposure reduces the impurity content and provides significant immunity to the stress-induced trap center formation in the dielectric thereby improves the reliability of the gate dielectric [39].

5.2.2 Stress Induced Leakage Current (SILC)

5.2.2.1 SILC Comparison for Variation in Processing. Figure 5.3 compares the normalized stress induced leakage current sensed at -1V for different dielectrics. An increase in the gate leakage current immediately after the application of stress was observed for both As-Dep HfO₂ and As-Dep Hf₀.₂Zr₀.₈O₂ (Figure 5.3). The intrinsic traps are the reason for the possible initial increase in the stress-induced current. A drastic enhancement in the gate leakage current due to the applied stress has been attributed to the trap assisted tunneling through pre-existing and newly generated stress induced defects in the high-κ layer [53]. Identical behavior was observed for DSDS HfO₂ and DSDS Hf₀.₂Zr₀.₈O₂ at lower level of stress, while after 200s stress, DSDS Hf₀.₂Zr₀.₈O₂ showed more than one order of magnitude reduction in the normalized SILC as compared to DSDS HfO₂ (Figure 5.3). On the other hand, As-Dep Hf₀.₂Zr₀.₈O₂ showed a reduction in the SILC by one order of magnitude as compared to As-Dep HfO₂ at the low level stress, whereas the difference
becomes minimal after 100s stress (Figure 5.3). Also, at the higher-level stress, SILC increases with stress time in case of As-Dep HfO$_2$, whereas the opposite behavior is observed in case of As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ (Figure 5.3).

![Figure 5.3](image)

**Figure 5.3** Comparison of stress induced leakage current ($\Delta J_g/J_{g0}$) sensed at -1V for different dielectrics.

From Figure 5.3, a 4 orders of magnitude reduction in the normalized SILC is observed for both DADA and DSDS HfO$_2$ as compared to As-Dep HfO$_2$ at the low level stress up to 100s. DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ also showed a four order of magnitude reduction in normalized SILC at the low level stress as compared to As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$. When the device is under the negative bias condition, electrons first injected to the high-\(\kappa\) layer, hopping through the high-\(\kappa\) layer by trap-assisted-tunneling (TAT) subsequently reach the conduction band of Si by direct tunneling (DT) through the interfacial layer [155]. Therefore, the SILC behavior of these dielectrics confirms that both DSDS and DADA processing helps to supress stress induced trap generation at the low level stress, while additional benefits comes from the Zr addition when the dielectric is subjected to the
cyclic SPA plasma exposure (DSDS). This observation further confirms that the SPA plasma exposure enhances the quality of high-\(\kappa\) film by reducing the number of traps in the film. Even though DSDS HfO\(_2\) have reduced SILC at the low-level stress, at the higher-level stress (stress time > 100s) no significant difference was observed between DSDS HfO\(_2\) and As-Dep HfO\(_2\). DSDS HfO\(_2\) showed a hump in the I-V characteristics around 0V (not shown), which can be attributed to a direct tunneling of electrons in the inverted p-Si that flows into the border traps, closely located near the Si-SiO\(_2\) interface [157].

5.2.2.2 Effect of Zr Addition and Intermediate Plasma on SILC. Effect of Zr addition and intermediate plasma exposure are compared for devices by extracting SILC from current-voltage (I-V) characteristics at field strength of ±10 MV/cm.

**Figure 5.4** Gate leakage current density for unstressed devices (closed symbols) and for stressed devices (open symbols) for DSDS and As-Deposited MOSCAPs with HfO\(_2\) (\(x=0\)), Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (\(x=0.31\)), and Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (\(x=0.8\)) at a constant voltage stress for 1000s in the gate injection mode. Post stress measurement (a) at \(E_{OX}=10\) MV/cm and (b) at \(E_{OX}=-10\) MV/cm.
Figure 5.4 shows the gate leakage current density $J_g$ as a function of Zr content, obtained from the current voltage characteristics for devices at $E_{OX} = 10$ MV/cm in the positive bias region (Figure 5.4(a)) and in the negative bias region (Figure 5.4(b)) for unstressed devices and for devices subjected to a constant field stress for 1000s. Figure 5.4 shows that the gate leakage current density in the negative bias at $E_{OX} = -10$ MV/cm is approximately three order of magnitude higher as compared to the leakage current density in the positive bias condition at $E_{OX} = 10$ MV/cm for unstressed devices. From Figure 5.4(a), improvement in the leakage current is observed due to both Zr addition and plasma exposure. The gate leakage current in the positive bias region is mainly influenced by the quality of the interface. As explained earlier, the SPA plasma has comparatively higher influence on devices with lower Zr percentage, in terms of suppression of oxygen diffusion to the interface. In addition, the conduction mechanism of electron through the high-κ/IL gate stack (See band diagram in Figure 3.8) suggest that electrons tunnel form the conduction band of Si through the thin interfacial layer first by direct tunneling (DT), and then tunnel through the high-κ layer by trap assisted tunneling (TAT) (Figure 3.8(a)) during the positive bias condition. Once the gate field increases, electrons tunnel directly to the conduction band of the high-κ layer saturating the current. Improvement in the initial gate leakage current, due to plasma exposure is, therefore, significantly higher for HfO$_2$ as compared to Hf$_{1-x}$Zr$_x$O$_2$ with x=0.8. But when devices were stressed for 1000s, DSDS Hf$_{1-x}$Zr$_x$O$_2$ has comparatively lower shift in leakage current density as compared to DSDS HfO$_2$ at $E_{OX} = +10$ MV/cm (Figure 5.4(a)).

On the other hand, in the negative bias condition, at $E_{OX} = -10$ MV/cm sense field, reduction in the stress induced leakage current due to the intermediate SPA plasma seems
to increase with the addition of Zr (Figure 5.4(b)). It is observed that, DSDS Hf$_{1-x}$Zr$_x$O$_2$ with x=0.8 has one order of magnitude lower value for $J_g$ after 1000s stress as compared to As-Dep Hf$_{1-x}$Zr$_x$O$_2$ with x=0.8, while little improvement is observed due to the plasma exposure to devices with HfO$_2$. As explained earlier, the SPA plasma reduces the number of impurities in the oxide film, which act as trap centers [39]. Also, the SPA plasma is capable of growing automatically flat surfaces and interfaces [147], which helps in the gate leakage current reduction. Additionally, the conduction process is entirely through the high-$\kappa$ layer. When the device is under negative bias condition, electrons first injected to the high-$\kappa$ layer, hopping through the high-$\kappa$ layer by trap-assisted-tunneling (TAT) subsequently reach the conduction band of Si by DT through the interfacial layer (Figure 3.8(b)). This suggests that plasma exposure enhances the quality of high-$\kappa$ film by reducing the number of traps in the film and Zr addition enhances this improvement further.

5.2.3 Stress Induced Interface State Generation

5.2.3.1 Impact of Zr Addition and SPA Plasma Exposure. Figure 5.5 shows the $D_{it}(E)$ profile in the Si band gap before and after the application of a constant voltage stress in the gate injection mode. During a constant voltage stress electrons injected from the metal gate arrive at the Si/IL interface and generate the well-known P$_{60}$ centers by dissociation of hydrogen from the Si-H bonds at the interface leading to increased interface state density [64, 158].

The observed results (Figure 5.5(a-f)) suggest a strong interface degradation due to the applied stress and increased the so called P$_{60}$ centers at around 0.45 eV in the Si band gap [159]. However the addition of Zr in HfO$_2$ resulted a suppressed interface degradation for both As-Dep (Figure 5.5(a-c)), and DSDS processed dielectrics (Figure 5.5(d-f)).
Figure 5.5 Interface state density, $D_{it}$ in the Si-band gap for unstressed devices (filled symbols with solid lines) and for stressed devices (open symbols with dashed lines). Constant voltage stress was applied in the gate injection mode for 1000s. Stress voltage was ranged between -3V to -3.4V according to the variation of EOT and flat-band voltage shift for different dielectrics.
Improved NBTI and TDDB behavior is also reported for increased Zr incorporation in HfO$_2$ [56, 160]. Zr incorporation in HfO$_2$ leads to a reduced interfacial layer regrowth during the high-κ dielectric deposition [107, 155] and thus a better SiON/Si interface formation as a higher SiO$_x$ regrowth can reduce the N concentration in the interface [161-162]. In addition to Zr addition, cyclic SPA plasma exposure to the dielectrics (DSDS) also showed a suppressed interface state generation in the Si mid gap level as a result of stress (Figure 5.5(a-f)).

![Graph](image)

**Figure 5.6** Change in the mid-gap $D_{it}$ for As-Dep and DSDS Hf$_{1-x}$Zr$_x$O$_2$ with x=0, 0.31, and 0.8.

Figure 5.6 compares the change in the mid gap $D_{it}$ after 1000s stress for both As-Dep and DSDS Hf$_{1-x}$Zr$_x$O$_2$ with x=0, 0.31, and 0.8. A gradual reduction in $D_{it}$ generation in the mid gap has been found when the Zr percentage increases which is further reduced due to the SPA plasma exposure (Figure 5.6). DSDS Hf$_{1-x}$Zr$_x$O$_2$ with 80% Zr/(Hf+Zr) showed around two order of magnitude reduction in the $\Delta D_{it}/D_{it0}$ as compared to As-Dep HfO$_2$ deposited without an SPA plasma exposure. As described earlier, the SPA plasma has a low electron energy. The use of Ar plasma reduces the free radical concentration in the plasma leaving only ground-state low-energy radicals which primarily interact with the
exposed dielectric during plasma treatment [39, 101]. Since the first plasma exposure was after 22 ALD cycles, the total dielectric thickness from the SiON/Si interface would be approximately 2.5 nm including ~1 nm of interfacial layer. This thickness might allow low-energy radicals to reach the interface. It was previously reported that an SPA plasma exposure can reduce impurity concentration in the dielectrics and thereby increases film density [37, 39]. Also the SPA plasma exposure helps to grow automatically flat surfaces and interfaces [147] and improves bonds in the interface by providing energy from low energy radicals [38]. Therefore, in addition to suppressed trap formation in the bulk high-κ dielectrics, DSDS Hf$_{1-x}$Zr$_x$O$_2$ with 80% Zr/(Hf+Zr) demonstrated a suppressed interface state generation after the application of a constant voltage stress [155].

5.2.3.2 Comparison for DSDS, DADA, and As-Dep Processing Conditions. Figure 5.7 shows the impact of constant voltage stress on interface state density, $D_{it}$ for different dielectrics.

![Figure 5.7](image)

**Figure 5.7** Interface state density, $D_{it}$ in the mid gap level for unstressed devices and for devices stressed with a constant voltage stress for 1000s.
Devices were stressed for 1000s in the gate injection mode and the mid-gap level $D_{it}$ was compared for unstressed devices and for stressed devices. The observed characteristics showed a severe degradation for DSDS HfO$_2$, and As-Dep HfO$_2$ after 1000s stress, while a moderate increase in the mid gap $D_{it}$ is observed for DADA HfO$_2$. As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$ and DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ on the other hand resisted the stress induced interface degradation after 1000s stress (Figure 5.7). This behavior supports our earlier discussion of stress induced flat-band voltage shift and SILC characteristics (Figure 5.1 and Figure 5.3).

5.2.4 Time Dependent Dielectric Breakdown

5.2.4.1 Effect of Zr Addition and SPA Plasma on TDDB. To further evaluate the reliability, the time dependent dielectric break down (TDDB) study was conducted by subjecting the devices to a constant voltage stress in the gate injection mode. Figure 5.8 shows the change in the current density as a function of time till breakdown for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ with different Zr percentages. All devices demonstrated a slim decrease in the gate leakage current density due to electron trapping followed by the soft breakdown (SBD), the progressive breakdown (PBD) (inset of Figure 5.8), and subsequently, the hard breakdown (HBD) as stress continued. This behavior is in accordance with previous reports of the gate dielectric degradation mechanism [75, 86, 131-132]. A critical number of traps generated in different locations between the anode and the cathode result in a soft breakdown and as the stress continued, an increased energy dissipation of these localized areas drives the device into the thermal runway or the hard breakdown [75, 132]. However, devices with as-deposited Hf$_{1-x}$Zr$_x$O$_2$ with x=0.31 and x=0 have the SBD and the PBD region for very short duration as compared to other devices which is due to their
comparatively higher interfacial layer thickness [75]. Before the first soft breakdown, a decreased gate leakage during the stress is observed for DSDS processed devices as compared to as-deposited devices for all Zr percentages (Figure 5.8) which further supports the SILC characteristics in the negative bias region (Figure 5.4(b)).

Figure 5.8 Breakdown characteristics during gate injection stress showing electron trapping, soft breakdown and hard breakdown. Inset shows progressive breakdown prior to hard breakdown for DSDS Hf$_{1-x}$Zr$_x$O$_2$ (x=0.8).

Figure 5.9 shows the Weibull plot of time to breakdown, T$_{BD}$ for both DSDS and As-Dep processed Hf$_{1-x}$Zr$_x$O$_2$ with different Zr percentages for a constant field stress in the gate injection mode. A decrease in the time to breakdown was observed for as-deposited Hf$_{1-x}$Zr$_x$O$_2$ with increasing Zr percentage whereas opposite behavior was observed for DSDS Hf$_{1-x}$Zr$_x$O$_2$. This followed the same trend as observed earlier for the gate leakage current J$_g$ value after 1000s stress for both DSDS and As-Dep processed devices (Figure 5.4(b)). DSDS Hf$_{1-x}$Zr$_x$O$_2$ with x=0.8 shows a minimum time to breakdown T$_{BD\text{min}}$ of 3000s, while DSDS HfO$_2$ shows a T$_{BD\text{min}}$ of 20s (Figure 5.9).
Figure 5.9  Weibull plot of time to breakdown ($T_{BD}$) for DSDS and As-Dep Hf$_{1-x}$Zr$_{x}$O$_2$ with different Zr percentages.

Table 5.1  Weibull Slope for As-Dep and DSDS Hf$_{1-x}$Zr$_{x}$O$_2$ With Different Zr Percentages

<table>
<thead>
<tr>
<th></th>
<th>As-Dep HfO$_2$ (x=0)</th>
<th>DSDS HfO$_2$ (x=0)</th>
<th>As-Dep Hf$<em>{1-x}$Zr$</em>{x}$O$_2$ (x=0.31)</th>
<th>DSDS Hf$<em>{1-x}$Zr$</em>{x}$O$_2$ (x=0.31)</th>
<th>As-Dep Hf$<em>{1-x}$Zr$</em>{x}$O$_2$ (x=0.8)</th>
<th>DSDS Hf$<em>{1-x}$Zr$</em>{x}$O$_2$ (x=0.8)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Weibull slope $\beta$</td>
<td>1.4</td>
<td>0.7</td>
<td>1.0</td>
<td>1.1</td>
<td>0.6</td>
<td>3.9</td>
</tr>
</tbody>
</table>

Table 5.1 shows the comparison of the Weibull slope, $\beta$ for different dielectrics. A higher rate of early breakdown is observed for As-Dep Hf$_{1-x}$Zr$_{x}$O$_2$ with x=0.8 and DSDS HfO$_2$ with x=0, as they have $\beta$ <1 [76, 163]. As explained earlier [76], thinner oxides require few traps to form a conductive breakdown path and consequently, they have a lower value of $\beta$ due to a larger statistical spread on the average density to form such a conductive path as compared to thicker oxides. As Zr addition results in a lower interfacial layer thickness and a lower dielectric thickness (not shown), a reduction in the Weibull slope...
was observed with an increase in Zr percentage for as-deposited devices (Table 5.1). Although DSDS processed devices have a thinner dielectric layer and a thinner interfacial layer, for devices with higher Zr percentages an opposite trend in the Weibull slope, $\beta$ is observed with the highest $\beta = 3.9$ for DSDS $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ with $x=0.8$ and the lowest $\beta= 0.7$ for DSDS $\text{HfO}_2$ with $x=0$ in this work. This can be explained from the difference in the electronic structure of $\text{HfO}_2$ and $\text{ZrO}_2$. Zheng et al. [145] reported that neutral $\text{HfO}_2$ and $\text{ZrO}_2$ are highly polar and $\text{HfO}_2$ has a higher electron affinity as compared to $\text{ZrO}_2$. It is possible that the SPA plasma introduces excess electrons to $\text{HfO}_2$ and $\text{ZrO}_2$ during the processing of DSDS $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$. A higher percentage of excess electrons in DSDS $\text{HfO}_2$ contributes to form an early percolation path during the stress showing higher degradation due to stress induced trap generation as compared to devices with higher Zr percentage. This is because the concentration of excess electron reduces with increase in Zr content. Therefore, the breakdown characteristics in Figure 5.8 further confirms the SILC characteristics observed earlier (Figure 5.4(b)) for the negative bias region. In addition, the reduction of intrinsic traps for DSDS $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ ($x=0.8$) as compared to As-Dep $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ with $x=0.8$ is depicted as a higher Weibull slope for DSDS $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ ($x=0.8$) due to an exposure to the intermediate SPA plasma [163].

5.2.4.2 Comparison for Different Processing Conditions. For all of these dielectrics, statistical analysis using the Weibull distribution has been done and the time to failure, $T_{63\%}$ has been calculated to determine the time for 63% devices to fail due to breakdown. Table 5.2 lists the failure time, $T_{63\%}$ for different dielectrics when they were subjected to a constant voltage stress in the gate injection mode. From Table 5.2 DSDS $\text{Hf}_{0.2}\text{Zr}_{0.8}\text{O}_2$
showed the highest value $T_{63\%} = 7834$ s, while DSDS HfO$_2$ showed the lowest value $T_{63\%} = 1834$ s, which is consistent with the earlier discussions. It is clear from the above discussions that the improvement in DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ compared to the case of As-Dep is due to significantly reduced trap concentration in the dielectric.

**Table 5.2** Failure Time ($T_{63\%}$) for Different Dielectrics. (Five Devices from Each Device Type Were Stressed in The Gate Injection Mode until Hard Breakdown)

<table>
<thead>
<tr>
<th></th>
<th>DSDS Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
<th>As-Dep Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
<th>DSDS HfO$_2$</th>
<th>DADA HfO$_2$</th>
<th>As-Dep HfO$_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{63%}$ (s)</td>
<td>7834</td>
<td>3012</td>
<td>1848</td>
<td>6115</td>
<td>4301</td>
</tr>
</tbody>
</table>

**5.3 Effect of Quality of Interfacial Layer**

While improvement in reliability characteristics is observed with DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ on SiON, formed by radial flow nitridation of chemical grown SiO$_2$, the device characteristics were compared with a different interfacial layer formed by plasma oxynitride grown on Si after removing the chemically grown oxide.

Figure 5.10 shows the variation in the flat-band voltage and the leakage current density as a function of the EOT for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ deposited on two different interfacial layers. Figure 5.11 compares the SILC (Figure 5.11(a)) and the $\Delta V_{FB}$ (Figure 5.11(b)) as a function of the stress time for these dielectrics. While plasma oxynitride showed to scale the EOT by around 2Å, it also showed more than 200 mV higher flat-band voltage shift and an increased leakage current by around one order of magnitude as compared to SiON (Figure 5.10). The observed results from Figures 5.10 and 5.11 demonstrate that the type of interfacial layer contributed to the gate stack characteristics.
Figure 5.10  Comparison of $V_{FB}$ (filled symbols : left scale), and $J_g@-1V+V_{FB}$ (open symbols: right scale) for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with SiON and plasma oxynitride interfacial layers.

Figure 5.11  (a) $\Delta J_g$ as a function of stress time for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with SiON and plasma oxynitride interfacial layers, (b) comparison of stress induced flat-band voltage shift ($\Delta V_{FB}$) as a function of stress time.

It is possible that during the formation of DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ the interfacial layer contributed to the quality of the entire gate stack. But when the devices were subjected to a constant voltage stress in the gate injection mode, the SiON interfacial layer showed improved resistance to the stress (Figure 5.11(b)) up to 200 s stress. Also, the SiON
showed a low $\Delta J_g$ for the low-level stress but it increased with the time as the stress-induced defect formation continued. The plasma oxynitride, on the other hand, has a very high defect level with the low-level stress and did not significantly change till 200 s stress (Figure 5.11). The cumulative failure percentile distribution for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with the SiON and the plasma oxynitride interfacial layer also demonstrated higher time to failure, $T_{63\%}$ for the SiON (7834s) as compared to the plasma oxynitride (7087s).

5.3.1 Interface State Density Comparison for SiON and Plasma Oxynitride Interface

Figure 5.12(a) compares the $D_{it}(E)$ distributions in the Si band gap for two different interfacial layers, while comparison of the mid-gap $D_{it}$ for unstressed devices and for stressed devices (1000s stress) is shown in Figure 5.12(b). From Figure 5.12(a), around one order of magnitude increase in the mid-gap level $D_{it}$ is observed for the plasma oxynitride interface as compared to the SION interface.

![Figure 5.12](image)

**Figure 5.12** (a) $D_{it}$ in the Si band gap for SiON and plasma oxynitride interfacial layer, and (b) change in mid gap $D_{it}$ for two different type of interfacial layer.

Samples with the SiON exhibit one order of magnitude lower interface state density as compared to samples with plasma oxynitride interfacial layer. Nitrogen incorporation to
improve the Si–SiO₂ interface quality at the interface is a well-known method [164-165]. Nitrogen concentration is relatively higher at the surface with UV nitridation and mostly uniform throughout the formed SiON [162] even though a gradient over the thickness may be possible. On the other hand, in plasma oxynitride (SiOₓNᵧ) many nitrogen related multi-components like N-Si₃, N-(SiOₓ)₃, Si=N=O and N₂, exist [166], which might have contributed to the higher $D_{it}$ for the plasma oxynitridation as compared to the SiON formed by UV nitridation of the chemically grown SiO₂. Additionally, dielectrics with plasma oxynitride showed around 200 mV larger flat band shift as compared to dielectrics with SiON (Figure 5.10). When devices were stressed for 1000s in the gate injection mode, the plasma oxynitride showed 2.8 times higher $D_{it}$ in the Si mid gap level as compared to the SiON (Figure 5.12(b)). Therefore, a larger defect formation in the plasma oxynitride might be the reason for the observed degraded $D_{it}$ profile (Figure 5.12(a-b)). It is clearly demonstrated that the quality of the interfacial layer can contribute to the reliability of the gate stack.
5.4 High Temperature I-V Measurement

To understand the type of defects contributing trap assisted tunneling through ALD HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with As-Dep and DSDS processing, current voltage (I-V) measurement at elevated temperature ranged from 25°C to 100°C has been done. Figure 5.12(a) shows current voltage characteristics for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with variation in measurement temperature. Figure 5.12(b) shows ln($J_g$) as a function of ln($E_{ox}$) in the negative bias region. The electric field across the high-κ dielectrics, $E_{ox}$ were calculated by using stacked dual oxide MOS energy band diagram visual representation program [167].

![Figure 5.13](image)

**Figure 5.13** (a) Current voltage (I-V) characteristics at elevated temperatures, (b) ln($J_g$) as a function of ln($E_{ox}$) in the negative bias region.

The observed I-V characteristics in Figure 5.13(a) reveals a significant difference in the temperature dependence of the gate leakage current in the positive bias region and in the negative bias region. It is known that thermally activated and electric field activated conduction mechanism determine gate leakage current behavior for high-κ dielectrics [66]. The observed behavior in the positive bias region suggest that thermally generated carriers in the substrate at elevated temperature is mainly responsible for increase in gate leakage current (Figure 5.13 (a)). As we experimented MOS capacitor without any junction or
guard ring, at room temperature the p-Si substrate cannot provide enough electron to observe the field activated conduction mechanism. On the other hand in the negative bias region, ln \(J_g\) showed a linear relationship with ln \(E_{ox}\) (Figure 5.13 (a-b)), which suggest that the trap assisted tunneling is the dominant mechanism for the gate leakage current in this region [66-68]. Therefore, in this work, the temperature dependent leakage current behavior has been analyzed for the negative bias region only.

5.4.1 Defect Energy Level Calculation

Figure 5.14 (a) shows the comparison of the leakage current density at different temperatures for DSDS and As-Dep Hf\(_{1-x}Zr_x\)O\(_2\) \((x=0\) and 0.8). From Figure 5.14(a), an increase in the gate leakage current with an increase in temperature is observed for these dielectrics. At elevated temperature, the gate leakage current due to trap assisted tunneling increases, as electrons can gain additional thermal energy and tunnels to the Si conduction band through defect states [66-68].

![Figure 5.14](image)

**Figure 5.14** (a) Gate leakage current sensed at -0.5V for DSDS and As-Dep Hf\(_{1-x}Zr_x\)O\(_2\) \((x=0\) and 0.8), (b) ln\((J_g/E_{ox})\) vs 1000/T (Arrhenius plot) for different dielectrics.
The leakage current due to trap assisted tunneling is given by:

\[ J \sim E_{ox} \exp\left(-E_a / kT\right) \quad (5.1) \]

where, \( E_{ox} \) is oxide electric field, T is the device temperature, and \( E_a \) is the thermal activation energy of electrons [168]. According to equation 5.1, the slope of the Arrhenius plot (\( \ln(J_g/E_{ox}) \) vs 1000/T) determines the defect activation energy. Figure 5.14(b) shows the Arrhenius plots for different dielectrics. These devices were stressed for 500s at -2V in the gate injection mode.

**Figure 5.15** (a) \( J_g \) as a function of temperature for devices stressed at -2V for 500s, (b) Arrhenius plots for different dielectrics.

Figure 5.15(a) shows gate leakage current sensed at -0.5V for stressed devices. Figure 5.15(b) shows the Arrhenius plots for these stressed devices. For unstressed and stressed devices, defect activation energy, \( E_a \) are compared in Table 5.3.
Table 5.3  Defect Activation Energy ($E_a$) for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ (x=0 and 0.8)

<table>
<thead>
<tr>
<th></th>
<th>As-Dep HfO$_2$</th>
<th>DSDS HfO$_2$</th>
<th>As-Dep Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
<th>DSDS Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_a$ (Unstressed devices) (eV)</td>
<td>0.32</td>
<td>0.27</td>
<td>0.40</td>
<td>0.48</td>
</tr>
<tr>
<td>$E_a$ (Stressed devices) (eV)</td>
<td>0.18</td>
<td>0.23</td>
<td>0.29</td>
<td>0.38</td>
</tr>
</tbody>
</table>

From Table 5.3, the defects participating trap assisted tunneling are within 0.5 eV range from the Si conduction band for HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with the DSDS and the As-Dep processing. Considering the conduction band offset for HfO$_2$ ~1.5 eV, and for Hf$_{0.2}$Zr$_{0.8}$O$_2$ ~1.4 eV [169], these traps have the defect energy level in the range 1.8 eV to 1.9 eV from the high-κ conduction band edge.

The observed trap energy levels in Table 5.3 suggest that charged oxygen vacancies ($V^+/V^{2+}$) are the possible defects in these dielectrics [170-172]. When Zr is added to HfO$_2$ the increase in defect energy level suggest a change in the defect type (Table 5.3). It is known that Hf-based high-κ dielectrics are oxygen deficient and therefore, oxygen diffusion during the ALD deposition contributes to oxygen vacancies ($V^0/V^+$) and interstitials ($O^0/O^-$) [173]. During the growth of high-κ dielectrics, charged and neutral oxygen interstitials and vacancies can react and modify the defect levels [174]. As earlier stated, Zr addition limits the oxygen diffusion during ALD deposition [107]. Consequently, the defect type changes and an increased trap energy level was found for both As-Dep and DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ (Table 5.3). Furthermore, the SPA plasma exposure reduces the trap concentration in the dielectrics and showed a further increase in the defect energy level [68, 180]. When devices were stressed in the gate injection mode, the generation of stress...
induced defects reduces the defect activation energy [175]. However, DSDS processed devices showed to suppress the stress induced trap generation in the high-κ dielectrics (Table 5.3). The increase in the defect activation energy by Zr addition and the SPA Ar plasma exposure can explain the higher $T_{BD}$ and the Weibull slope for DSDS Hf$_{0.5}$Zr$_{0.8}$O$_2$ (Figure 5.8 and Table 5.1) as observed earlier.

5.4.2 SILC Activation Energy

To further evaluate the temperature dependence of the SILC, these dielectrics have been subjected to a constant voltage stress at -2V for 500s and the SILC at elevated temperatures has been evaluated. According to E. Cartier et al. [53] the SILC due to trap assisted tunneling (TAT) can be described by the following equations:

$$I_{g}^{TAT,creation} = B(T,V_s) \ast I_{g}^{DT} \ast t \quad (5.2)$$

$$B(T,V_s) = B \ast V_s^b \ast \exp(-E_c/kT) \quad (5.3)$$

In equation 5.2, $I_{g}^{DT}$ is the direct tunneling current, where $I_{g}^{TAT,creation}$ is the current due to newly generated traps. $B(T,V_s)$ is temperature dependent fitting parameter.
Figure 5.16 Arrhenius plot for SILC activation energy for HfO$_2$ and Hf$_{0.2}$Zr$_{0.8}$O$_2$ with DSDS and As-Dep processing conditions. Devices were stressed at -2V in the gate injection mode for 500s.

Table 5.4 Comparison of SILC Activation Energy ($E_c$) for DSDS and As-Dep Hf$_{1-x}$Zr$_x$O$_2$ (x=0 and 0.8)

<table>
<thead>
<tr>
<th></th>
<th>As-Dep HfO$_2$</th>
<th>DSDS HfO$_2$</th>
<th>As-Dep Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
<th>DSDS Hf$<em>{0.2}$Zr$</em>{0.8}$O$_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$E_c$ (eV)</td>
<td>0.184</td>
<td>0.217</td>
<td>0.191</td>
<td>0.332</td>
</tr>
</tbody>
</table>

Figure 5.16 shows the Arrhenius plot to estimate SILC activation energy for different dielectrics. It is found that the activation energy for SILC ($E_c$) strongly depends on the processing condition variation (Figure 5.16 and Table 5.4). Both the addition of Zr and the SPA Ar plasma exposure showed to increase the SILC activation energy $E_c$ for these dielectrics (Table 5.4). In other words, stress induced trap formation in the dielectrics reduces. This observation further supports the earlier discussions presented for the same dielectrics (Figure 5.4).
5.5 Chapter Summary

In this chapter, the impact of Zr addition in HfO₂ and the impact of intermediate treatments (cyclic deposition and annealing, DADA and cyclic plasma treatment, DSDS) on the reliability have been discussed. Zr addition and SPA Ar plasma exposure help EOT downscaling and enhance the reliability. DSDS Hf₀.₂Zr₀.₈O₂ showed a suppressed trap formation due to the applied stress and showed a higher time to breakdown with a steeper Weibull slope. High temperature I-V measurements also confirmed this behavior. Also the SiON interfacial layer showed a better performance than the plasma oxynitride when DSDS Hf₀.₂Zr₀.₈O₂ was used as the high-κ dielectric.
6.1 Introduction

Over the past decade, HfAlO$_x$ with various composition have attracted tremendous attention for the high-\(\kappa\)/metal gate stack for CMOS semiconductor devices [22-25, 57-58]. The introduction of Al into HfO$_2$ has been studied by forming HfAlO$_x$ alloy structure [22-31] or HfO$_2$/Al$_2$O$_3$ bilayer structure [23, 32-33]. The incorporation of Al in HfO$_2$ offers manyfold advantages. These includes an increase in the crystallization temperature, an improved thermal stability on Si, a reduced gate leakage current etc [22-25]. Recently, some research showed that HfAlO$_x$ films with a higher-\(\kappa\) value is possible with advanced ALD deposition process [25, 34]. Although various Hf to Al ratios in different structures [22-34, 41] were studied, the best combination is yet to be understood. It was found that the addition of Al beyond some optimal concentration leads to a dielectric quality degradation [22, 25, 30]. Also, during the post deposition annealing (PDA) process, Al can diffuse to the high-\(\kappa\)/metal gate interfaced or to the Si/SiO$_3$ interface [42]. The presence of an excess Al can also contribute to charge formation by forming a dipole layer [43-45]. Therefore, this research has developed a process technology (Figure 3.5) to incorporate an extremely low percentage of Al in HfO$_2$. In order to get multifold enhancement of the gate stack quality, both the Al concentration and the distribution in the dielectrics have been varied by using an advanced ALD deposition technique.
In this work, ALD HfAlO\(_x\) along with HfO\(_2\) in layered structure has been deposited in a multi-layered gate stack (Figure 3.5). HfAlO\(_x\) was deposited by using a sequential precursor pulse method. Details of the device fabrication and physical characteristics of these dielectrics were discussed in Chapter 3. One set of samples (Lot A) have ALD HfAlO\(_x\) as the top layer in a HfO\(_2\)/HfAlO\(_x\) bilayer structure. Another set of samples (Lot B) have ALD HfAlO\(_x\) as a sandwiched layer in between two ALD HfAlO\(_x\) layers. The control sample C has only a HfO\(_2\) layer. For Lot A (A\(_1\), A\(_2\), and A\(_3\)) and Lot B (B\(_1\) and B\(_2\)) the number of ALD cycles in HfO\(_2\) and HfAlO\(_x\) layer was varied to obtain the desired Al percentage in the dielectrics. In this process Al/(Al+Hf) in the range \(<1\%\) to \(~7\%\) has been obtained in these dielectrics. While all the dielectrics structures used in this work were subjected to a PDA at 800\(^\circ\)C, one set of the multi-layered stacks (dielectrics with 4-5% Al/Al+Hf) was also annealed at 680\(^\circ\)C and 700\(^\circ\)C. This chapter discusses about the electrical characterization and the reliability study of the Al doped HfO\(_2\) dielectrics deposited by using the above advanced process technology. Capacitance voltage (C-V) characteristics and current voltage (I-V) characteristics for these dielectrics were analyzed in detail, and compared with the control sample (C) with no Al content. Electrical characteristics of this dielectrics, which includes the equivalent oxide thickness (EOT), the flat-band voltage (V\(_{FB}\)), the gate leakage current density (J\(_g\)), the interface state density (D\(_it\)) were analyzed and explained.

The reliability of high-\(\kappa\)/metal gate stacks with an extremely low Al incorporation in HfO\(_2\) needs to be carefully studied. In this chapter, reliability study of these dielectrics done by a constant voltage stress method has been discussed. As dielectrics have variation in the EOT and the flat-band voltage, the applied stress voltage was varied in the range -
2.18V to -2.57V to have an equal stress field across all dielectrics. Stress induced flat-band voltage shift ($\Delta V_{FB}$), SILC, stress induced interface state generation ($\Delta D_{it}$), and TDDB characteristics for dielectrics with <1% to ~7% Al/(Al+Hf) have been discussed. The power exponent of $\Delta V_{FB}$ vs stress time and $\Delta J_g/J_{g0}$ vs stress time were compared for these dielectrics. In Chapter 2, the crystallization temperature variation with Al concentration variation was discussed. It was found that when Al percentage varies from <1% to ~7%, the crystallization temperature also varies in the range 680°C to 800°C. Therefore, dielectrics with a higher Al concentration remains amorphous after annealing at 800°C. Dielectrics with 4-5% Al became partially crystallized after annealing at 800°C, while they remained amorphous after the PDA at 680°C or 700°C. More focus has been given to explain the reliability of these dielectrics in terms of the physical properties such as the crystalline structure, the variation in crystalline grain boundaries, the dielectric thickness etc.

6.2 Electrical Characteristics of Multi Layered ALD HfAlO$_x$

In order to characterize and compare dielectrics with extremely low Al incorporation in HfO$_2$, MOS capacitors with p-Si substrate were formed. TiN was used as metal gate and a chemically grown SiO$_2$ was used as interfacial layer. Electrical characterization of these devices were done at room temperature.
6.2.1 C-V and I-V Characteristics

Figure 6.1 (a) Capacitance voltage characteristics comparison for Lot A (A₁, A₂, A₃), Lot B (B₁ and B₂) and Lot C (control device) (b) gate voltage (V) vs leakage current density ($J_g$) for different dielectrics for both Lot A, and Lot B with HfAlOₓ in layered structure and for the control sample, C with HfO₂. PDA temperature was 800°C for these dielectrics (a-b). Comparison of C-V and J-V plots for A₂(20 Cy HfAlOₓ) with PDA temperature variation are shown in (c) and (d).

Figure 6.1(a) compares capacitance voltage (C-V) characteristics for Lot A (A₁, A₂, and A₃), Lot B (B₁ and B₂), and the control sample C, while Figure 6.1(b) compares the gate leakage current density ($J_g$) vs the gate voltage (V) for these devices. Dielectrics from lot A and Lot B have Al/(Al+Hf)% in the range <1% to ~7% (Table 3.1). Figure 6.1 (a-b) present the comparison for dielectrics annealed at 800°C. Three different annealing
temperatures (680°C, 700°C, and 800°C) were used for A2 with 20 Cy HfAlOx and they have 4-5% Al/(Hf+Al) in the dielectrics (Table 3.1). Figure 5.1 (c) compares C-V characteristics for these dielectrics with a variation in annealing temperature, while Figure 6.1 (d) compares the J-V characteristics. From Figure 6.1(a), an increase in the accumulation capacitance (Cac) is observed for devices with an HfAlOx layer incorporated in the gate stack as compared to the control device with HfO2 only. When dielectrics were annealed at 800°C, A1 with 10 Cy HfAlOx as the top layer showed the highest value for the Cac. The current voltage characteristics (Figure 6.1 (b)) showed a subsequent reduction in the gate leakage current density (Jg) with an increased Al incorporation. A3 with 30 Cy HfAlOx as the top layer showed the lowest value of the Jg (Figure 6.1 (b)). On the other hand increase in annealing temperature showed an increased value for the Cac (Figure 6.1 (c)) and an increased value for the Jg (Figure 6.1 (d)).

6.2.2 Equivalent Oxide Thickness (EOT), Flat-band Voltage (VFB), and Leakage Current Density (Jg) Comparison

Figure 6.2(a) plots the flat-band voltage (VFB) as a function of the EOT for all devices subjected to an annealing at 800°C. Figure 6.2(b) shows the gate leakage current density sensed at -1V+VFB for these dielectrics. Comparison for the VFB and the leakage current for dielectrics (A2) annealed at 680°C, 700°C, and 800°C are shown in Figure 6.2(c-d). For possible variation analysis, three devices from each device type are presented in Figure 6.2 (a-d).
Figure 6.2  (a)-(b) Flat-band voltage, $V_{FB}$ and gate leakage current, $J_g$ sensed at $-1V + V_{FB}$ as a function of EOT for dielectrics annealed at 800°C. Comparison for A₂ with 20Cy HfAlOₓ annealed at 680°C, 700°C, and 800°C in (c)-(d). For possible variation analysis, three devices from each device types are presented (a-d).

From Figure 6.2(a), an EOT reduction due to Al incorporation in HfO₂ is observed for both Lot A and Lot B as compared to the control device, C. For Lot A with HfAlOₓ as the top layer in a bilayer structure, dielectrics with 2 to 4% Al/(Al+Hf) showed the EOT downscaling potential with an increased flat-band voltage shift (Figure 6.2(a)). On the other hand, B₁ and B₂ from Lot B with HfAlOₓ in a sandwiched structure showed a comparable flat-band voltage with the control device C, while showed reduction in the
EOT due to Al incorporation (Figure 6.2(a)). Dielectrics having 10 cycles of HfAlO$_x$ from both Lots showed a significant reduction in the average EOT (18% for A$_1$ and 14% for B$_1$) as compared to the control device C, with HfO$_2$ only (Figure 6.2(a)). In contrast, A$_3$ with 30 Cy HfAlO$_x$ showed only 6% reduction in the average EOT. A$_3$ also showed a higher EOT variation, while other device types showed the minimal variation for three identical devices (Figure 6.2(a)). It was found that after 800°C annealing, dielectrics with <2% Al/(Al+Hf) has a higher crystallization with a mixed structure of monoclinic and tetragonal phase formation, while an increased Al incorporation inhibits the crystallization process [34]. On the other hand, the control device C, with HfO$_2$ crystallizes into the monoclinic phase which is the thermodynamically stable phase for HfO$_2$ [34]. It is known that tetragonal stabilization of HfO$_2$ results in a higher dielectric constant [25, 34]. Therefore, dielectrics with 10 Cy HfAlO$_x$ from both lots showed a higher EOT downscaling potential because of a higher crystallization and a tetragonal stabilization (Figure 6.2(a)). The observed higher flat band voltage for A$_1$ and A$_2$ can be attributed to the grain boundary related fixed charges, due to a higher crystallization as compared to A$_3$ [146]. In addition, with an increase in Al concentration, more dipole formation at high-κ/IL interface can result in a positive flat-band voltage shift for A$_2$ and A$_3$ as compared to A$_1$ [43, 45]. However, in case of B$_1$ and B$_2$ with intermediate HfAlO$_x$ layer, dipoles formed in the opposite interfaces can cancel each other, and hence, they showed a comparable flat-band voltage with the control device [44-45]. Less crystallization for A$_3$ with ~7% Al resulted in a higher EOT with more variation due to an enhanced spatial non homogeneity.

It is clear from Figure 6.2(b) that Al presence in the dielectric reduces the gate leakage current, which is consistent with the previous reports where the incorporation of
Al in HfO$_2$ was found to reduce the gate leakage current due to an increase in the band gap and the band offset with Si [22-23, 34]. Also, Al addition into HfO$_2$ leads to a smoother dielectric film surface, which in turn contributes to a smaller leakage current [176]. Therefore, the lowest value of the gate leakage current is observed for the devices with the highest concentration of aluminum (sample A$_3$) which is in average 70% lower than the control sample. This can be attributed to an inhibited crystallization process with an increase in Al content. Since the dielectric remained more amorphous, the leakage current had reduced. In addition of having a reduced EOT, A$_1$ showed a 41% reduction in the average gate leakage current density as compared to the control device C (Figure 6.2(b)). B$_1$ having the lowest Al percentage showed a 32% reduction in the average gate leakage current, while B$_2$ with 2.56% Al in HfO$_2$ showed a 59% reduction in the average gate leakage current density.

The observed characteristics in Figure 6.2(c) revealed a significant EOT reduction (~20%) for dielectrics with 800$^\circ$C annealing as compared to 680$^\circ$C, while annealing at 700$^\circ$C showed slight reduction (~5%) in the EOT. Also dielectrics annealed at 800$^\circ$C showed more than 200 mV negative flat-band voltage shift (Figure 6.2(c)), and one order of magnitude higher leakage current (Figure 6.2(d)) as compared to dielectrics annealed at 680$^\circ$C and 700$^\circ$C. As discussed earlier, dielectrics with 20 Cy HfAlO$_x$ had a partial crystallization after annealing at 800$^\circ$C, while they remained amorphous after annealing at 680$^\circ$C and 700$^\circ$C. Therefore, the observed EOT reduction, increased flat-band voltage and higher leakage current for the dielectric annealed at 800$^\circ$C can be attributed to its partial crystallization [34, 146] which is in accordance with our earlier discussions.
6.2.3 Comparison of Interface State Density

Table 6.1 Comparison of Interface State Density, $D_{it}$ in The Si Mid-gap Level

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>C</th>
<th>A1</th>
<th>A2</th>
<th>A3</th>
<th>B1</th>
<th>B2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Annealing T ($^0$C)</td>
<td>800</td>
<td>800</td>
<td>680</td>
<td>700</td>
<td>800</td>
<td>800</td>
</tr>
<tr>
<td>$D_{it}[\times10^{10}$ cm$^{-2}$eV$^{-1}$]</td>
<td>2.66</td>
<td>25.2</td>
<td>18.7</td>
<td>25.6</td>
<td>31.3</td>
<td>3.59</td>
</tr>
</tbody>
</table>

Table 6.1 shows the comparison of the interface state density, $D_{it}$ in the Si mid-gap level estimated by the conductance method. With the addition of Al, all devices showed a moderate increase in the mid gap $D_{it}$ level. Except A3, an increase in Al concentration showed a corresponding increase in the $D_{it}$ for all device types from both lots. Also, comparison for A2 and B2 showed that a decrease in the distance of HfAlO$_x$ layer from the Si/SiO$_2$ interface also increases the mid gap $D_{it}$ (Table 6.1). Therefore, the increase in mid-gap $D_{it}$ can be attributed to Al diffusion from HfAlO$_x$ through SiO$_2$ to the Si/SiO$_2$ interface after annealing [42]. Also, dielectrics with 20 Cy HfAlO$_x$ (A2) annealed at 680$^0$C, 700$^0$C, and 800$^0$C showed subsequent increase in mid-gap $D_{it}$ (Table 6.1) which further confirms the fact that excess Al presence at Si/SiO$_2$ interface is detrimental. On the other hand, A3 showed comparatively higher dielectric thickness due to a less crystallization (Table 3.1) and showed comparable $D_{it}$ value with the control device [71].
6.3 Reliability Study by Constant Voltage Stress

The reliability of dielectrics can be simply studied by subjecting them to a constant voltage stress. Details of the stress measurement process was discussed in Chapter 3. Devices were stressed at a constant voltage stress in the gate injection mode for 1000s and C-V and I-V measurements were taken by interrupting stress in a stress-measurement-stress-measurement cycle.

6.3.1 Impact of Stress on $\Delta V_{FB}$, SILC and $D_{it}$

![Figure 6.3](image)

**Figure 6.3** (a) – (b) Stress induced flat-band voltage shift and SILC as a function of stress time for dielectrics annealed at 800°C. Applied stress voltage in the gate injection mode was varied in the range -2.18V to -2.57V according to EOT and $V_{FB}$ variation to have equal stress field across all dielectrics. Evolution of $\Delta V_{FB}$ and SILC as a function of time for A2 annealed at 680°C, 700°C, and 800°C in (c)-(d).
Figure 6.3(a-b) shows the stress induced flat-band voltage shift ($\Delta V_{FB}$) and the stress induced leakage current (SILC) as a function of stress time for dielectrics with different Al percentages. Comparison for dielectrics ($A_2$) annealed at different temperatures are shown in Figure 6.3(c-d). It is observed that the presence of Al in HfO$_2$ reduces the stress induced trap generation for both Lot A and Lot B as compared to the control sample C (Figure 6.3(a)). The observed characteristics further reveals that by adding a small percentage of Al (< 4% in this study), the stress-induced trap formation can be minimized significantly. It was previously observed that Al interacts with the native defect states in HfO$_2$ which leads to the passivation of the charged oxygen vacancy induced defect bands [177-178]. Therefore, dielectrics with 10 Cy HfAlO$_x$ (sample A$_1$ and B$_1$) and 20 Cy HfAlO$_x$ (A$_2$ and B$_2$) showed an improvement in the quality of the dielectrics due to the addition of an optimal percentage of Al in HfO$_2$ lower than earlier reported. On the other hand, a higher percentage of incorporated Al might have originated more charged dipoles in the dielectrics with 30 Cy HfAlO$_x$ (A$_3$) due to a compositional phase separation [43-45, 178]. The formation of charged dipoles due to a higher Al percentage in case of A$_3$ have contributed to a positive flat-band voltage shift for this dielectrics [43-45]. Figure 6.3(b) shows the normalized SILC for both Lot A and Lot B for Al incorporation in HfO$_2$. SILC was measured in the low sense voltage region ($V_{sense} < 0.5V$) in the negative bias condition. In this region, trap generation at and near the interface have the major contribution in the observed SILC [179-181]. All devices with HfAlO$_x$ showed an improvement as compared to the control device C. However, with the increase in Al concentration in the dielectrics a corresponding increase in the SILC was observed (Figure
6.3(b)), which can be attributed to the increased dipole layer charge at high-κ/SiO₂ interface [43-45].

Even though annealing at 800°C was found to degrade the SILC characteristics (Figure 6.3(d)) as compared to 680°C, and 700°C annealing, in contrast the stress induced flat-band voltage shift showed an improvement for these dielectrics (Figure 6.3(c)). After 1000s stress duration, dielectrics annealed at 800°C showed 100 mV lower flat-band voltage shift as compared to the dielectrics annealed at 680°C. As explained earlier, both bulk and interface charge generation due to the stress contributes to the flat-band voltage shift, while SILC in the low sense voltage demonstrates trap generation at and near IL. Higher annealing temperature further drives Al atoms towards the IL, which contributes to degraded SILC for 800°C annealed sample despite less charge formation in the bulk of dielectrics as demonstrated by the stress induced flat-band voltage shift.

Both $V_{FB}$ shift and SILC evolution followed a power law function with stress time as observed from Figure 6.3(a-d). Table 6.2 listed the power exponents ($n$) for $\Delta V_{FB}$, and $\Delta J_g/J_{g0}$ with stress duration for dielectrics with different Al content for both Lot A (A₁, A₂, A₃), Lot B (B₁, B₂), and the control device, C. Also, stress induced interface state generation in the mid gap level after 1000s stress are listed in Table 6.2. Observed stress induced flat-band voltage shift (Figure 6.3(a) and Table 6.2) suggests that, devices with ~2% Al/(Hf+Al)% (sample: A₁) have 55% reduction in the rate of stress induced charge formation as compared to the control sample with no Al content (sample: C), whereas only 11% reduction was observed for devices with ~7% Al/(Hf+Al)% (sample: A₃). Similar improvement is also observed for B₁ (52% reduction).
<table>
<thead>
<tr>
<th>Dielectric</th>
<th>Annealing T[°C]</th>
<th>Power Exponent for $\Delta V_{FB}$</th>
<th>Power Exponent for $\Delta J_g/J_{g0}$</th>
<th>$\Delta D_{it}/D_{it0}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>C-HfO$_2$</td>
<td>800</td>
<td>0.084</td>
<td>1.287</td>
<td>3.58</td>
</tr>
<tr>
<td>A$_1$-10Cy HfAlO$_x$</td>
<td>800</td>
<td>0.037</td>
<td>0.417</td>
<td>1.85</td>
</tr>
<tr>
<td>A$_2$-20Cy HfAlO$_x$</td>
<td>680</td>
<td>0.071</td>
<td>0.441</td>
<td>0.33</td>
</tr>
<tr>
<td>A$_3$-30Cy HfAlO$_x$</td>
<td>700</td>
<td>0.054</td>
<td>0.506</td>
<td>0.52</td>
</tr>
<tr>
<td>A$_3$-30Cy HfAlO$_x$</td>
<td>800</td>
<td>0.074</td>
<td>0.758</td>
<td>18.56</td>
</tr>
<tr>
<td>B$_1$-10Cy HfAlO$_x$</td>
<td>800</td>
<td>0.04</td>
<td>0.314</td>
<td>6.83</td>
</tr>
<tr>
<td>B$_2$-20Cy HfAlO$_x$</td>
<td>800</td>
<td>0.052</td>
<td>0.432</td>
<td>13.63</td>
</tr>
</tbody>
</table>

It can be inferred that a low percentage of Al incorporation helps to suppress the positive charge formation due to the applied stress while an excess positive charge formation is possible when the Al concentration increases beyond a certain percentage. Evaluation of the power exponent ($n$) for $\Delta J_g/J_{g0}$ with stress time also showed an improvement for dielectrics with <2% Al/(Hf+Al) (Table 6.2). The lowest value of $n$ (which is 80% lower as compared to the control device C) was observed for B$_1$ with ~0.6% Al, while the highest $n$ value (which is 41% lower as compared to the control device C) was observed for A$_3$ with ~7% Al.
When devices were stressed in the gate injection mode, devices with a lower (<4%) Al concentration (A₁, A₂, and B₁) showed a higher resistance to stress induced interface state generation in the mid gap level (Table 6.2). A₃, and B₂ on the other hand showed a degradation due to applied stress. As discussed earlier, an increase in the HfAlOₓ layer thickness or reduction of the distance from the IL was found to increase stress induced interface state generation in the mid gap level (Figure 3.5(a) and Table 6.2). In addition, when dielectrics were compared for different PDA temperature, dielectrics annealed at 800°C showed significantly higher interface state generation (∆Dₜ/Dₜ₀ ~4) because of a higher Al diffusion down to the IL as compared to dielectrics annealed at 680°C (∆Dₜ/Dₜ₀ ~0.3), and at 700°C (∆Dₜ/Dₜ₀ ~0.5). This clearly suggests that an excess aluminum presence at the interface increases the Dₜ that contributes to the SILC (Figure 6.3(b), and Figure 6.3(d)) as observed earlier. Therefore, an optimized Al concentration in HfO₂ and at the interface can improve the gate stack quality.
6.3.2 Comparison of TDDB Characteristics

![Weibull plot of charge to breakdown, $Q_{BD}$ for devices with Al incorporation in HfO$_2$. Inset shows Weibull plot for A$_2$ with different annealing temperatures.](image)

**Figure 6.4** Weibull plot of charge to breakdown, $Q_{BD}$ for devices with Al incorporation in HfO$_2$. Inset shows Weibull plot for A$_2$ with different annealing temperatures.

Figure 6.4 shows the Weibull plots extracted for Lot A (A$_1$, A$_2$, and A$_3$), Lot B (B$_1$, and B$_2$) and the control device, C, without any aluminum. For each device type 12 devices were stressed in the gate injection mode. The stress voltage did not exceed -3V for any device type during stress. Figure 6.4 shows that the Al incorporation enhances the TDDB characteristics as the charge to breakdown, $Q_{BD}$ increases significantly for both Lot A and Lot B devices as compared to the control device, C. It is also observed that for both Lot A and Lot B the Weibull plot shifts toward a lower $Q_{BD}$ values with increase in the Al content, which is consistent with their SILC characteristics shown in Figure 6.3(b). It is well known
that in case of the time dependent breakdown for high-κ/SiO₂ dielectric stack, the primary role of the high-k layer is to determine the dominating current component which degrades both high-k and interfacial layers. The interfacial layer initiates the breakdown process and subsequently the whole dielectric stack collapses when a percolation path creates through the entire dielectric [24]. Therefore, the highest charge to break down or time to breakdown was observed for sample B₁ having the lowest Al available to the IL.

**Table 6.3** Weibull Slope, β for Lot A (A₁, A₂, and A₃), Lot B (B₁, and B₂) With HfAlOₓ Layer and the Control Device, C With HfO₂ Only

<table>
<thead>
<tr>
<th>Dielectric</th>
<th>C</th>
<th>A₁</th>
<th>A₂</th>
<th>A₃</th>
<th>B₁</th>
<th>B₂</th>
</tr>
</thead>
<tbody>
<tr>
<td>Annealing T (°C)</td>
<td>800</td>
<td>800</td>
<td>680</td>
<td>700</td>
<td>800</td>
<td>800</td>
</tr>
<tr>
<td>Weibull slope β</td>
<td>1.40</td>
<td>1.43</td>
<td>1.44</td>
<td>1.24</td>
<td>0.97</td>
<td>1.67</td>
</tr>
</tbody>
</table>

Table 6.3 shows the variation in the Weibull slope, β, for different dielectrics. It is observed (Table 6.3) that samples B₁ and B₂ from Lot B have the superior breakdown characteristics in terms of trap distribution in the dielectrics, as they have a higher Weibull slope. Except A₃, all device types from Lot A and Lot B showed a reduction in the Weibull slope, β with the addition of Al (Figure 6.4 and Table 6.3). An increase in Al content in the dielectrics increases the trap distribution due to newly generated traps in the dielectrics by stress, as the reduction in Weibull slope is related to the trap generation rate rather than initial trap concentration [179]. On the other hand, A₃ has a higher dielectric thickness and a higher IL thickness compared to A₁, and A₂ (Table 3.1), and therefore, showed a moderate
increase in $\beta$. As discussed earlier, thinner oxides require few traps to form a conductive breakdown path and consequently they have lower value of $\beta$ due to a larger statistical spread on the average density to form such a conductive path as compared to thicker oxides [76]. Similar increase in the Weibull slope was also observed for $A_2$ annealed at $680^0C$ ($\beta=1.44$), and at $700^0C$ ($\beta=1.24$) because of having a higher dielectric thickness as compared to the dielectrics annealed at $800^0C$ ($\beta=0.97$) as shown in Inset of Figure 6.4 and Table 6.3.

From the above observations, increase in Al/(Hf+Al)% contributes to a less crystallization of the dielectrics even after annealing at $800^0C$. This characteristic modifies the EOT for these dielectrics. If the crystallization is higher the dielectric constant increases and the EOT goes down. Therefore, when dielectrics with same concentration of 4-5% Al/(Hf+Al) were subjected to $680^0C$, $700^0C$, and $800^0C$ annealing, around 20% reduction in the EOT was observed at a higher temperature annealing ($800^0C$) as compared to a lower temperature annealing ($680^0C$). Higher crystallization also leads to a higher flat-band voltage and leakage current by increasing the grain boundary induced charge [146]. In addition, an increased Al incorporation and a higher crystallization increases the interface state density due to the Al diffusion to the interface [42]. Furthermore, the stress induced leakage current and the interface state density behavior for $B_1$ and $B_2$ devices clearly suggest that when HfAlO$_x$ layer is closer to the interface, $D_{it}$ is higher as the Al concentration is increased. For low aluminum concentration (<2%) bulk and interface trap creation showed a significant improvement as evidenced by stress induced flat-band voltage shift, SILC, $\Delta D_{it}$, and TDDB characteristics. This can be attributed to the level of crystallization and availability of aluminum.
6.4 Chapter Summary

In this chapter, a comparative study of the electrical characteristics and reliability of ALD HfAlO$_x$ with an extremely low Al content has been presented. A high quality HfO$_2$ based gate stack by depositing ALD HfAlO$_x$ along with HfO$_2$ in a layered structure has been demonstrated. Electrical characteristics of these dielectrics were found to be influenced by both Al/(Hf+Al)\% and the position of the ALD HfAlO$_x$ layer in the stack. An optimized Al incorporation (<2\%) was found to be beneficial for the EOT downscaling and the reliability enhancement. Also, the annealing temperature has significant influence on their electrical characteristics and the reliability, since a higher annealing temperature enhances the crystallization process and facilitates Al diffusion to the interfaces.
CHAPTER 7
SUMMARY AND FUTURE WORK

7.1 Summary

In this research, electrical characterization and reliability study have been done for Zr and Al incorporated Hf-based high-\( \kappa \) dielectrics with various processing conditions. MOS capacitors with p-Si substrate and TiN metal gate were fabricated with atomic layer deposited (ALD) Hf\(_{1-x}\)Zr\(_x\)O\(_x\) and HfAlO\(_x\) as high-\( \kappa \) dielectrics. A Cyclic plasma treatment with SPA Ar plasma (DSDS process) and a cyclic annealing (DADA process) were applied during the deposition process of ALD Hf\(_{1-x}\)Zr\(_x\)O\(_2\). DSDS Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (\(x=0\), 0.31, and 0.8) and DADA Hf\(_{1-x}\)Zr\(_x\)O\(_2\) (\(x=0\) and 0.8) were compared with the control sample deposited with standard as deposited (As-Dep) process. Extremely low percentage of Al (Al/Hf+Al in the range <1\% to ~7\%) were incorporated in HfO\(_2\) by depositing ALD HfAlO\(_x\) layer along with HfO\(_2\) layer in a multi layered gate stack. Chemically grown SiO\(_2\) interfacial layer has been used for Al incorporated dielectrics, while SiON formed by radical flow nitridation of chemically grown SiO\(_2\) has been considered for Zr incorporated dielectrics. Also, DSDS Hf\(_{0.2}\)Zr\(_{0.8}\)O\(_2\) has been studied with another type interfacial layer formed by depositing plasma oxynitride after removing chemically grown SiO\(_2\).

The impact of cyclic plasma treatment with SPA Ar plasma and cyclic annealing on the equivalent oxide thickness (EOT), the flat-band voltage (\(V_{FB}\)), the gate leakage current density (\(J_g\)), and the interface state density (\(D_{it}\)) have been observed for ALD Hf\(_{1-x}\)Zr\(_x\)O\(_2\) with different Zr content. Devices were subjected to a constant voltage stress in the gate injection mode to study the reliability of these dielectrics. Stress induced flat-band
voltage shift, $\Delta V_{FB}$, stress induced leakage current, $\Delta J_g/J_{g0}$, stress induced interface state generation, $\Delta D_{it}$ were compared for these dielectrics. Also all devices were subjected to time dependent dielectric breakdown (TDDB) stress in the gate injection mode. It was observed that DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with a SiON interfacial layer exhibits better reliability as compared to other dielectrics. Zr addition in HfO$_2$ helps the EOT downscaling for DSDS and As-Dep Hf$_{0.2}$Zr$_{0.8}$O$_2$. On the other hand, the film characteristics after ZrO$_2$ addition were shown to degrade the DADA Hf$_{0.2}$Zr$_{0.8}$O$_2$. Suppression of oxide trap formation due to the cyclic SPA plasma exposure is believed to contribute to a superior Hf$_{0.2}$Zr$_{0.8}$O$_2$, EOT downscaling ability and good reliability performance. Breakdown characteristics suggest that the devices go through electron trapping, the soft breakdown, the progressive breakdown and subsequently the hard breakdown. The Weibull characteristic and the Weibull slope suggest that the variation in electron affinity for HfO$_2$ and ZrO$_2$ contributes to the improvement in DSDS Hf$_{1-x}$Zr$_x$O$_2$ with $x=0.8$ by suppressing the oxide trap formation.

A moderate increase in the $D_{it}$ was observed due to an increased Zr incorporation into HfO$_2$, while DSDS processed dielectrics showed an identical $D_{it} (E)$ profile in the Si band gap for different Zr percentages. When devices were subjected to a constant voltage stress in the gate injection mode, the Zr addition and the SPA plasma treatment showed to result a suppressed stress induced interface state generation by reducing P$_{bo}$ type Si dangling bond related defect formation. The improvement due to Zr addition might be resulted from an improved N incorporation at the interface by limiting interfacial layer regrowth, while the SPA plasma provides additional energy to the interface and helps to improve the surface roughness and bonds at the interface. When DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ with
SiON and plasma oxynitride IL were compared, the latter showed a higher $D_{it}$ value possibly due to the presence of some nitrogen related multicomponents in the interfacial layer.

High temperature I-V measurement results suggest that the Zr addition and the SPA plasma exposure increase the defect energy level and thereby enhance the reliability for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$. Also an increase in the SILC activation energy was observed for DSDS Hf$_{0.2}$Zr$_{0.8}$O$_2$ as compared to other dielectrics. The intermediate SPA plasma exposure improves the Hf$_{1-x}$Zr$_x$O$_2$ films quality and contributes to minimal variation of interfacial layer thickness. For EOT scaling we believe thinner Hf$_{1-x}$Zr$_x$O$_2$ will also benefit from this processing method.

A high quality HfO$_2$ based gate stack by depositing ALD HfAlO$_x$ along with HfO$_2$ in a layered structure has been demonstrated in this research. Electrical characteristics of these dielectrics were found to be influenced by both Al/(Hf+Al)% and the position of the ALD HfAlO$_x$ layer in the stack. Increase in Al/(Hf+Al)% contributes to a less crystallization of the dielectrics even after annealing at 800°C. This characteristic modifies the EOT for these dielectrics. If the crystallization is higher, dielectric constant increases and the EOT goes down. An optimized Al incorporation (<2%) was found to be beneficial for both EOT downscaling and reliability enhancement. For low aluminum concentration (<2%) bulk and interface trap creation showed significant improvement as evidenced by stress induced flat-band voltage shift, SILC, $\Delta D_{it}$ and TDDB. This can be attributed to the level of crystallization and availability of aluminum. Also annealing temperature has significant influence on their electrical characteristics and reliability as higher annealing
temperature enhances the crystallization process and facilitates Al diffusion to the interfaces.

7.2 Future Work

7.2.1 ALD Hf$_{1-x}$Zr$_x$O$_2$ and HfAlO$_x$ on Si Substrate

Positive bias temperature instability (PBTI) is an important reliability issue for NMOSFET with high-$\kappa$/ metal stacks. During the device operation, electron trapping in the dielectrics due to PBTI stress causes the threshold voltage shift and the SILC generation [55]. More work is needed to understand the PBTI issues for ALD Hf$_{1-x}$Zr$_x$O$_2$ and HfAlO$_x$ deposited with advanced processing as described in this research.

The interface state density, $D_{it}$ was estimated by the conductance method at room temperature. An efficient Fermi level movement was observed around the Si mid gap at room temperature. Low temperature measurement can be done to obtain the $D_{it}$ profile in the full band gap of Si.

7.2.2 Zr and Al Incorporated Hf Based High-$\kappa$ Dielectrics on High Mobility Substrates

Besides Si substrate, the study can be extended to the Ge substrate and the III-V compound semiconductor channels for more understanding of these noble deposition and processing conditions. For the high mobility substrate, the interfacial layer growth requires much attention as the reported interface state density, $D_{it}$ is significantly higher as compared to the Si substrate [73, 182-183]. Surface passivation of III-V compound semiconductors by a thin Al$_2$O$_3$ interfacial layer is a commonly known technique to minimize the $D_{it}$ [184]. Also a CVD grown Ga rich layer near the GaAs/Al$_2$O$_3$ interface was shown to be promising
by Cheng et al. [185]. Recently, Tapily et al. [186] demonstrated an improved electrical performance for transistor with Ge channel, when a thin Al$_2$O$_3$ passivation layer was used on SPA grown GeO$_2$ on Ge channel fabricated by Si VLSI compatible toolsets and infrastructures. These advanced schemes can be used to study the dielectrics presented in this research on alternative substrates.
REFERENCES


