### New Jersey Institute of Technology

# **Digital Commons @ NJIT**

School of Applied Engineering and Technology Syllabi

NJIT Syllabi

Spring 1-1-2020

# ECET 215-002: Introduction to Digital Electronics

William Barnes

Follow this and additional works at: https://digitalcommons.njit.edu/saet-syllabi

#### **Recommended Citation**

Barnes, William, "ECET 215-002: Introduction to Digital Electronics" (2020). *School of Applied Engineering and Technology Syllabi*. 96. https://digitalcommons.njit.edu/saet-syllabi/96

This Syllabus is brought to you for free and open access by the NJIT Syllabi at Digital Commons @ NJIT. It has been accepted for inclusion in School of Applied Engineering and Technology Syllabi by an authorized administrator of Digital Commons @ NJIT. For more information, please contact digitalcommons@njit.edu.

## **General Information for ECET 215**

**Class Hours** 

Tuesday	10:00 -	12:05	FMH 412
Thursday (lab)	1:00 -	3:05	FMH 304

#### **Office Hours**

No official office hours but available before class most days and also during the lab

### <u>Snow Delays and Closings</u>, on njit.edu, Announcements: Day classes by 6 A.M., evening classes by 2 P.M (also notifications by email)

#### **Required Materials for Course**

**Text:** Kleitz, Wm., *Digital Electronics: A Practical Approach*, Pearson Prentice Hall, latest edition (available in various prices and formats)

Barnes, W., ECET 215 Study Guide, latest version (provided to students during first week)

Barnes, W., ECET 215 Lab Manual, latest version (provided to students during first week)

#### Grading:

Homework/ Homework quizes	10 %	Tests	25 %
Laboratory Work	35 %	Final Exam	25 %
Professional Society Meeting attendance*			
ORTechnical Journal article*	5 %		

\*All students are required to submit, via email only, a report of attendance at a Professional Society Meeting and a report of a Technical Journal article (approved journals are: *EDN, Electronic Design, IEEE Spectrum, Circuit Cellar,* and *Nuts and Volts*).

STUDENT BEHAVIOR	<ul> <li>No eating or drinking is allowed at the lectures, recitations, workshops, and laboratories.</li> <li>Cellular phones must be turned off during the class hours – if you are expecting an emergency call, leave it on vibrate and inform instructor.</li> <li>No headphones can be worn in class.</li> <li>Laptops should be closed during lecture.</li> <li>During laboratory, if you are finished early, you must show the professor your work before you leave class</li> <li>Class time should be participative. You should try to be part of a discussion</li> <li>NJIT Honor Code will be strictly followed in this course</li> </ul>
MODIFICATION TO COURSE	The Course Outline may be modified at the discretion of the instructor or in the event of extenuating circumstances. Students will be notified in class of any changes to the Course outline.
COURSE COORDINATOR	Daniel Brateris, ECET Program Coordinator

## ECET 215 Lecture Schedule

<u>Materials:</u>	Kleitz, Digital Electronics, A Practical Approach With VHDL(available in various formats)
	Barnes, W., ECET 215 Study Guide, latest version (provided to students during first week

(Tuesday)         T           1         1/21         Appendix F         Introduction to Basic DC Circuits         Image: Instructor assigned problem and p. 930; F1-F10, p. 931; F1 F2; p. 932; F3, F4           2         1/28         Ch. 1 and 2         Digital and Analog, Number Systems         Image: P2; p. 932; F3, F4           3         2/4         3.1 – 3.7         Digital Signals, Serial and Parallel Transmission, AND, OR, NOT gates, ICs         Image: P3; p. 57, 60; 1, 2, 19, 20; p. 98           4         2/11         3.8, 3.9, 3.11, 3.12         NAND, NOR, ICs, Troubleshooting, Alternate Symbols for Gates         Image: P41 p. 102-106; 26, 28-32, 35, 41-42           5,6         2/18,25         5.1 – 5.3, 5.5         Combinational Logic, Boolean Laws and Algebra, DeMorgan's Theorem         Image: P52 p. 216-222; 2, 4-7, 17-1; 22           7         3/3         5.7 – 5.9         NAND/NOR Universality, POS, SOP, K-IEG p. 223; 31, 32, 35-39         Image: P32           8         3/10         6.1 – 6.4         XOR, XNOR, Parity Circuits, Controlled IEG p. 223; 31, 32, 35-39         Image: P32         P. 254-256; 3 - 7, 10, 12, 12, 20 - 22, 27           9         3/24         7.1 – 7.10         Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder ICs, Adder ICs, Adder Kubtractor, ALU         Image: P32         P. 371 - : 8.4 - 8.9, 24           10         3/31         8.1 – 8.8	Week	Date	Reading	Topics & Activities	Homework	
11.1       Ind p. 930; F1-F10, p. 931; F1         2       1/28       Ch. 1 and 2       Digital and Analog, Number Systems       F2         3       2/4       3.1 - 3.7       Digital Signals, Serial and Parallel Transmission, AND, OR, NOT gates, ICs       F3       p. 57, 60: 1.2, 19, 20; p. 98         4       2/11       3.8, 3.9, 3.11, 3.12       NAND, NOR, ICs, Troubleshooting, Alternate Symbols for Gates       F4       p. 102-106 : 26, 28- 32, 35, 41-42         5,6       2/18,25       5.1 - 5.3, 5.5       Combinational Logic, Boolean Laws and Algebra, DeMorgan's Theorem       F5       p. 216- 222: 2, 4- 7, 17-13         7       3/3       5.7 - 5.9       NAND/NOR Universality, POS, SOP, K- maps       F6       p. 254- 256: 3 - 7, 10, 12, 19, 204: 5 - 9, 11 e-h, 12 e- 15, 20 - 22, 27         9       3/24       7.1 - 7.10       Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder/Subtractor, ALU       F9       p. 371 - : 8.4 - 8.9, 24         10       3/31       8.1 - 8.8       Comparators, Decoding/Encoding, Code Converters, MUXs, DeMUXs, Analog       F10       p. 472 - 478: 1 - 6, 8, 10         11,12       4/7,14,21       10.1 - 10.6, 10.8       Sequential Logic; Registers: SR Latch; D, Triggering; IC Flip Flops; FF Function Tables       F10       p. 472 - 478: 1 - 6, 8, 10         11, 12, 19       Sequential Circuit Analysis, Ripple Counters, Modulu			5	- 		
Image: Second Secon	1	1/21	Appendix F	Introduction to Basic DC Circuits	#1 Instructor assigned problems and p. 930: F1-F10, p. 931: F1- F2; p. 932: F3, F4	
100: 4-6, 7b, 8a, 9b, 10a, 12         4       2/11       3.8, 3.9, 3.11, 3.12         3.12       NAND, NOR, ICs, Troubleshooting, Alternate Symbols for Gates       #4] p. 102-106 : 26, 28-32, 35, 41-42         5.6       2/18,25 $5.1 - 5.3, 5.5$ Combinational Logic, Boolean Laws and Algebra, DeMorgan's Theorem       #5       p. 216-222: 2, 4-7, 17-13         7       3/3 $5.7 - 5.9$ NAND/NOR Universality, POS, SOP, K-maps       #6       p. 223: 31, 32, 35-39         8       3/10 $6.1 - 6.4$ XOR, XNOR, Parity Circuits, Controlled Inverters: Binary Addition and Subtraction       #7       p. 254-256: 3 - 7, 10, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12	2	1/28	Ch. 1 and 2	Digital and Analog, Number Systems		
3.12       Alternate Symbols for Gates $41-42$ 5.6       2/18,25 $5.1 - 5.3, 5.5$ Combinational Logic, Boolean Laws and Algebra, DeMorgan's Theorem $\#5$ p. 216-222: 2, 4-7, 17-13         7       3/3 $5.7 - 5.9$ NAND/NOR Universality, POS, SOP, K-maps $\#6$ p. 223: 31, 32, 35-39         8       3/10 $6.1 - 6.4$ XOR, XNOR, Parity Circuits, Controlled Inverters; Binary Addition and Subtraction $\#7$ p. 254-256: 3-7, 10, 12, 10, 12, 10, 12, 10, 12, 10, 12, 10, 12, 10, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12	3	2/4	3.1 – 3.7		#3 p. 57, 60: 1,2, 19, 20; p. 98- 100: 4-6, 7b, 8a, 9b, 10a, 12	
7 $3/3$ $5.7 - 5.9$ NAND/NOR Universality, POS, SOP, K- maps       #6 p. 223: 31, 32, 35-39         8 $3/10$ $6.1 - 6.4$ XOR, XNOR, Parity Circuits, Controlled Inverters; Binary Addition and Subtraction       #7       p. 254- 256: 3 - 7, 10, 12,         9 $3/24$ $7.1 - 7.10$ Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder/Subtractor, ALU       #8       p. 304: 5 - 9, 11 e-h, 12 e- 15, 20 - 22, 27         10 $3/31$ $8.1 - 8.8$ Comparators, Decoding/Encoding, Code Converters, MUXs, DeMUXs, Analog MUX/DeMUX, System Design       #9 $9.71 - : 8.4 - 8.9, 24$ 11,12 $4/7, 14, 21$ $10.1 - 10.6$ , 10.8       Sequential Logic; Registers; SR Latch; D, IV, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables       #10 $p. 472 - 478: 1 - 6, 8, 10$ 11, 15, 18 - 21, 27, 29, 32         13,14 $4/28$ $12.1 - 12.9$ Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n       #11 $p. 613 - 616: 2, 4, 6, 7$	4	2/11			#4 p. 102-106 : 26, 28- 32, 35, 41-42	
8 $3/10$ $6.1 - 6.4$ XOR, XNOR, Parity Circuits, Controlled Inverters; Binary Addition and Subtraction       #7       p. 254- 256: 3 - 7, 10, 12, p. 254- 256:	5,6	2/18,25	5.1 - 5.3, 5.5		#5 p. 216- 222: 2, 4- 7, 17-18, 22	
Inverters; Binary Addition and Subtraction       Inverters; Binary Addition and Subtraction         9       3/24       7.1 – 7.10       Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder/Subtractor, ALU       #8 p. 304: 5 – 9, 11 e-h, 12 e- 15, 20 – 22, 27         10       3/31       8.1 – 8.8       Comparators, Decoding/Encoding, Code Converters, MUXs, DeMUXs, Analog MUX/DeMUX, System Design       #9 p. 371 - : 8.4 - 8.9, 24         11,12       4/7,14.21       10.1 – 10.6, 10.8       Sequential Logic; Registers; SR Latch; D, JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables       #10 p. 472 - 478: 1 – 6, 8, 10 11, 15, 18- 21, 27, 29, 32         13,14       4/28       12.1 – 12.9       Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n       #11 p. 613 - 616: 2, 4, 6, 7 11, 12, 19	7	3/3	5.7 – 5.9	•	#6 p. 223: 31, 32, 35-39	
9 $3/24$ $7.1 - 7.10$ Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder/Subtractor, ALU $\#3$ p. $304: 5 - 9, 11 e-h, 12 e-15, 20 - 22, 27$ 10 $3/31$ $8.1 - 8.8$ Comparators, Decoding/Encoding, Code Converters, MUXs, DeMUXs, Analog MUX/DeMUX, System Design $\#9$ p. $371 - : 8.4 - 8.9, 24$ 11,12 $4/7, 14, 21$ $10.1 - 10.6, 10.8$ Sequential Logic; Registers; SR Latch; D, JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables $\#10$ p. $472 - 478: 1 - 6, 8, 10$ 13,14 $4/28$ $12.1 - 12.9$ Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n $\#11$ p. $613 - 616: 2, 4, 6, 7$	8	3/10	6.1 – 6.4	Inverters; Binary Addition and	₩7 p. 254- 256: 3 - 7, 10, 12, 14	
9 $3/24$ $7.1 - 7.10$ Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs, Adder/Subtractor, ALU $\#3$ p. $304: 5 - 9, 11 e-h, 12 e-15, 20 - 22, 27$ 10 $3/31$ $8.1 - 8.8$ Comparators, Decoding/Encoding, Code Converters, MUXs, DeMUXs, Analog MUX/DeMUX, System Design $\#9$ p. $371 - : 8.4 - 8.9, 24$ 11,12 $4/7, 14, 21$ $10.1 - 10.6,$ 10.8       Sequential Logic; Registers; SR Latch; D, JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables $\#10$ p. $472 - 478: 1 - 6, 8, 10$ 11, 15, 18 - 21, 27, 29, 32         13,14 $4/28$ $12.1 - 12.9$ Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n $\#11$ p. $613 - 616: 2, 4, 6, 7$ 11, 12, 19			L	===== SPRING RECESS =====	L	
11,12       4/7,14,21       10.1 – 10.6, 10.8       Sequential Logic; Registers; SR Latch; D, JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables       #10       p. 472 - 478: 1 – 6, 8, 10         13,14       4/28       12.1 – 12.9       Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n       #11       p. 613 - 616: 2, 4, 6, 7	9	3/24	7.1 – 7.10	Two's Complement System and Arithmetic, BCD Arithmetic, Half and Full Adders, Adder ICs,	#8 p. 304: 5 – 9, 11 e-h, 12 e-h, 15, 20 – 22, 27	
10.8       JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function Tables       11, 15, 18- 21, 27, 29, 32         13,14       4/28       12.1 – 12.9       Sequential Circuit Analysis, Ripple Counters, Modulus, Divide-by-n       #11       p. 613 - 616: 2, 4, 6, 7	10	3/31	8.1 - 8.8	Converters, MUXs, DeMUXs, Analog	₩9 p. 371 - : 8.4 - 8.9, 24	
Counters, Modulus, Divide-by-n 11, 12, 19	11,12	4/7,14,21		JK, T Flip Flops; MS and Edge Triggering; IC Flip Flops; FF Function		
NOTES:			12.1 – 12.9	Counters, Modulus, Divide-by-n	<b>I I I I I I I I I I</b>	

NOTES:

1. Students should study the excellent Summary, Review Questions and Glossary for every chapter in the textbook.

2. Although vhdl and Multisim are discussed in the text, they are not required for this course.

3. Tuesday, May 5, NJIT will follow a Saturday schedule, and May 6 - 7 are scheduled to be Reading Days.

## ECET 215 Lab Schedule

### Lab Manual: Barnes, W, ECET 215 Lab Manual (latest version)

Week	Date	Lab #	Topics	Lab Notebook Checks
	(Thursday)			
1	1/23	(no lab)	Electric Circuit Theory: I,V,R, Ohm's Law, Kirchoff's Laws, Simple Series and Parallel Circuits, Voltage Dividers	
	1 /20		Equipment Usage	
2 1/30		1	Lab Introduction and Basic DC Circuits Lab	
3	2/6	2	Introduction to the Basic Digital Gates	Lab Book Check #1
4,5	2/13,20	3	Simplification of Boolean Expressions and Their Proof in Hardware	
6,7	2/27, 3/5	4	Binary Arithmetic and a 2-Bit Adder	
8	3/12	5 and 6	Decoders and Multiplexers	Lab Book Check #2
9-10	3/26,4/2	7	Introduction to Flip Flops and Counters	
11-13	4/9,16,23	8	Birthday Display Project	11/19 Project Full Pin Diagram Due on 4/16
14	4/30		Lab Makeup and Review	Lab Books Collected

<u>Lab Book:</u> Each lab group will maintain a neat and clear notebook, which will be updated each lab period with a table of contents, student names, date, pin diagrams, answers to all questions in the labs, and initials from instructor as parts of lab are checked. The lab notebook will also list how lab work is distributed among partners for each lab exercise- members are expected to alternate tasks. The lab notebook will be kept with the digital trainer. See the current Lab Manual for more details.

<u>Note 1:</u> Keep in mind that lab work is an important part of the course, counting for 35% of the course grade. Also, the three major tests and final exam will include questions related to lab work.

<u>Note 2:</u> Tuesday, May 5, NJIT will follow a Saturday schedule, and May 6 - 7 are scheduled to be Reading Days.